CN201562285U - Fixed reader writer - Google Patents

Fixed reader writer Download PDF

Info

Publication number
CN201562285U
CN201562285U CN2009202046451U CN200920204645U CN201562285U CN 201562285 U CN201562285 U CN 201562285U CN 2009202046451 U CN2009202046451 U CN 2009202046451U CN 200920204645 U CN200920204645 U CN 200920204645U CN 201562285 U CN201562285 U CN 201562285U
Authority
CN
China
Prior art keywords
circuit
pin
write line
read write
adopts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2009202046451U
Other languages
Chinese (zh)
Inventor
曹春
陈军
郭述强
林丕成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Invengo Information Technology Co Ltd
Original Assignee
Invengo Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Invengo Information Technology Co Ltd filed Critical Invengo Information Technology Co Ltd
Priority to CN2009202046451U priority Critical patent/CN201562285U/en
Application granted granted Critical
Publication of CN201562285U publication Critical patent/CN201562285U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Near-Field Transmission Systems (AREA)

Abstract

The utility model discloses a fixed reader writer, which aims to improve the reliability and consistency of a reader writer circuit and reduce the volume of the reader writer. The fixed reader writer comprises a functional unit circuit and a control unit circuit, which are integrated on a single board. The control unit circuit and the functional unit circuit are connected through a SSP interface, the control unit circuit is provided with a single chip microcomputer, and the functional unit circuit adopts a radio frequency identification integrated chip. Compared with the prior art, the fixed reader writer uses the single chip to realize decoding, coding, shaping filtering, protocol processing, carrier wave generation, modulation, demodulation, frequency mixing and receiving amplification, and uses a coupler to realize circuit receiving, transmission and separation. Compared with the present reader writer using six ports or a circulator, the fixed reader writer has greatly reduced size. The single chip microcomputer controls the time sequence of the integrated chip and the interface of external circuit communication. The reader writer can not only realize all functions supporting standard ISO18000-6C, but also has greatly reduced size.

Description

Fixed read write line
Technical field
The utility model relates to the read-write equipment of a kind of radio frequency identification equipment, particularly a kind of radio frequency identification equipment.
Background technology
In radio-frequency recognition system, the read write line of prior art adopts the FPGA that separates to carry out encoding and decoding, by the communication of Single-chip Controlling external unit, frequency synthesizer produces local frequency, modulators modulate, amplifier carries out power amplification, and difference was amplified after demodulator circuit carried out demodulation to received signal.This structure not only the circuit complexity, volume is big, cost is high, and has influenced the reliability and the consistance of circuit, has all brought very big difficulty to read write line production and debugging.
Summary of the invention
The purpose of this utility model provides a kind of fixed read write line, and the technical matters that solve is to improve the reliability and the consistance of read write line circuit, reduces the volume of read write line.
The utility model is by the following technical solutions: a kind of fixed read write line, described fixed read write line are synthesized on a veneer by functional unit circuit and control unit circuit and constitute, and control unit circuit is connected by the SSP interface with the functional unit circuit; Described control unit circuit is provided with single-chip microcomputer, and single-chip microcomputer is connected with the static release protection circuit of crystal oscillating circuit, pilot lamp interface circuit, backplane interface, input/output interface circuit, RS-232 driving circuit, ethernet physical layer circuit, USB respectively; Described functional unit circuit adopts the radio-frequency (RF) identification integrated chip, the radio-frequency (RF) identification integrated chip is connected with temperature compensation crystal oscillating circuit, loop filter circuit, intensive read write line filter circuit, external power amplifying circuit, coupler circuit respectively, and the external power amplifying circuit connects antenna port through coupler circuit, microwave switch circuit.
Input/output interface circuit of the present utility model connects input/output interface, and the RS-232 driving circuit connects outside RS-232 interface, and the ethernet physical layer circuit connects Ethernet interface, and the holding circuit of USB connects USB interface.
Single-chip microcomputer of the present utility model adopts AT91SAM7X256 as primary processor, embedded RAM of this processor and FLASH.
Radio-frequency (RF) identification integrated chip of the present utility model adopts R1000.
Temperature compensating crystal oscillator circuit of the present utility model adopts TXC7P24000018, and its 3 pin is through connecing 42 pin of R1000 by capacitance.
6 pin of R1000 of the present utility model, 7 pin, 2 pin, 3 pin, 18 pin, 19 pin connect the balance of three Ba Lun chips formations respectively changes uneven device, and the Ba Lun chip adopts HHM1522E1.
External power amplifying circuit of the present utility model adopts power amplifier module PF01411A, and 1 pin and Ba Lun chip the 1st pin join through capacitance, and 4 pin connect low-pass filter circuit through another capacitance.
Loop filter circuit of the present utility model is made of low pass filter blocks LFCN1000,1 pin connects capacitance, 3 pin receive sends out separation circuit, the transmitting-receiving separation circuit adopts coupling mechanism XC0900A-20,1 pin connects low-pass filter circuit output, four throw switch MASW-008566 constitute microwave switch circuit by hilted broadsword, and 16 pin receive sends out separation circuit.
Too net physical layer circuit of the present utility model adopts chip LAN8700I, and antenna port adopts code translator 74HCT259, and the led status display circuit adopts code translator 74HCT259
Clock circuit of the present utility model adopts real-time timepiece chip DS1307, and 1 pin and 4 pin connect crystal oscillator, and reset circuit adopts 2.63V power management chip MAX706TCSA.
The utility model compared with prior art, decoding, coding, shaping filter, protocol processes, the generation of carrier wave, modulation, demodulation, mixing, reception amplification have been realized with a single-chip, the transmitting-receiving separation circuit adopts coupling mechanism to realize, compare with existing usefulness six ports or circulator, reduced size greatly, the sequential of Single-chip Controlling integrated chip and the interface of communicating by letter with external circuit, this read write line can not only satisfy all functions of supporting the IS018000-6C standard, and can reduce the read write line volume greatly.
Description of drawings
Fig. 1 is the circuit block diagram of the utility model embodiment.
Fig. 2 is the microwave radio circuit theory diagrams of the utility model embodiment.
Fig. 3 is the intensive wave filter schematic diagram of the utility model embodiment.
Fig. 4 is the utility model embodiment control circuit main control chip circuit theory diagrams.
Fig. 5 is the utility model embodiment ethernet physical layer circuit theory diagrams.
Fig. 6 is that the utility model embodiment antenna port is selected and led status display circuit schematic diagram.
Fig. 7 is the clock and the reset circuit of the utility model embodiment main control chip.
Fig. 8 is the external interface circuit that the utility model embodiment provides to host computer.
Fig. 9 is that the utility model embodiment provides expansion exterior I/O interface circuit to host computer.
Embodiment
Below in conjunction with drawings and Examples the utility model is described in further detail.As shown in Figure 1, fixed read write line of the present utility model is synthesized on a veneer by functional unit circuit and control unit circuit and constitutes, and control unit circuit is connected by the SSP interface with the functional unit circuit, is used to realize the data communication between two element circuits.The functional unit circuit is used to finish modulation and emission carrier signal, reception and demodulation label echo signal, and the encoding and decoding of label data and agreement realize.Control unit circuit is the control section of read write line, and control unit circuit has disposed the Ethernet interface that is used for upper machine communication, RS-232 interface, and USB interface, the LED that is used for the state indication indicates interface, real-time clock unit.
Control unit circuit is provided with single-chip microcomputer, and the static that single-chip microcomputer is connected with crystal oscillating circuit, pilot lamp interface circuit, backplane interface, I/O I/O interface circuit, RS-232 driving circuit, ethernet physical layer PHY circuit, USB respectively discharges esd protection circuit.The I/O interface circuit connects the I/O interface, and the RS-232 driving circuit connects outside RS-232 interface, and ethernet physical layer PHY circuit connects Ethernet interface, and the esd protection circuit of USB connects USB interface.Single-chip microcomputer is communicated by letter by RS-232 interface with host computer, Ethernet interface, and USB interface realizes.As shown in Figure 4, single-chip microcomputer adopts AT91SAM7X256 as primary processor, embedded RAM of this processor and FLASH.
The functional unit circuit adopts RFID integrated chip R1000, and the RFID integrated chip is connected with temperature compensation crystal oscillating circuit, loop filter circuit, intensive read write line filter circuit, external power amplifying circuit, coupler circuit respectively.The external power amplifying circuit connects antenna port through coupler circuit, microwave switch circuit.
Each circuit of functional unit circuit: as shown in Figure 2, the main circuit that receives after the signal emission that (1) R1000 U37 is integrated comprises encoding and decoding, modulation, reception, emission and protocol processes function.(2) the temperature compensating crystal oscillator circuit adopts U38, exports 42 pin that meet R1000 by capacitance C154 by 3 pin of U38, for R1000 provides reference signal.(3) three Ba Lun chip U35, U36, the balance that U47 HHM1522E1 constitutes is changeed uneven device, their difference pin 3 pin separately, 4 pin connect difference pin 6 pin of R1000 respectively, 7 pin, 2 pin, 3 pin, 18 pin, the differential signal that 19 pin come out, U35, U36, the pin of U47 is single-ended output pin, U35, U36 realizes outside unbalanced signal is converted into can be to the differential signal of R1000 processing, U47 realizes the differential signal of R1000 output is converted into the single-ended signal of handling to external circuit, realize that the radio-frequency differential signal changes the radio frequency single-ended signal, is used for the single-ended radio frequency signal of R1000 outside and the difference radio-frequency signal of R1000 inter-process and changes.(4) the external power amplifying circuit adopts power amplifier module U46PF01411A, wherein 1 pin is the radio frequency input, change the single-ended output terminal of imbalance converter U47 the 1st pin with balance and join through capacitance C172,4 pin are radio frequency output, connect low-pass filter circuit behind the C114 capacitance.(5) low pass filter blocks U104 LFCN1000 constitutes loop filter circuit, and wherein 1 pin is the radio frequency input, meets capacitance C114, and 3 pin are radio frequency output, receives and sends out separation circuit.(6) the coupling device circuit adopts 20dB coupling mechanism U32 XC0900A-20 to constitute the transmitting-receiving separation circuit, 1 pin is the emission input end, connect low-pass filter circuit output, 2 pin are emission output, behind capacitance, connect port and select circuit, 3 pin are coupled to receiving the signal that comes back to 2 pin from antenna, as the reception input of R1000.(7) hilted broadsword four throw switch U31 MASW-008566 constitute microwave switch circuit, 16 pin are public input and output pin of hilted broadsword four throw switches, send out separation circuit U32 by receiving every the straight capacitor C 85 of system, 1,6,7,14 pin of U31 are port controlling pin, 2,4,9,12 pin of U31 are each port output pins, by connecing each antenna port behind capacitance C79, C81, C83, the C84, under antenna control signal control, realize multi-antenna structure respectively.(8) as shown in Figure 3, by the intensive read write line filtering circuit that inductance, electric capacity connection in series-parallel constitute, be used for realizing supporting intensive read write line.
As shown in Figure 5, the ethernet physical layer circuit adopts chip U8 LAN8700I.
As shown in Figure 6, antenna port selects to adopt 8 addressable latch U25 74HCT259,8 addressable latch U22 74HCT259 of the same employing of led status display circuit.
As shown in Figure 7, clock circuit adopts serial clock chip U19 DS1307, and 1 pin and 4 pin connect crystal oscillator.Reset circuit adopts power management chip U27 MAX706TCSA.
As shown in Figure 8, from the PIN28 of U8, PIN29, PIN31, the differential signal of the Ethernet interface of PIN32 is 1% resistance R 52 to 4 49.9 ohm of last uses, precision, R53, R54, R55, the build-out resistor as differential signal is connected to Ethernet interface.RS-232 interface adopts level transferring chip U2ADM3202.Be connected to 3.3V from the USB_DP of the USB interface signal of the U1 AT91SAM7X256 resistance R 87 by a 1.5k ohm, finally output to the usb communication interface.Read write line is by Ethernet interface, RS232 interface and USB interface and host computer communicates and software upgrading function.Built-in two the universal asynchronous reception/dispensing device UART of AT91SAM7X256 main control chip form the RS-232 serial ports by the level transferring chip ADM3202 that adds.The inner integrated ethernet mac layer interface of AT91SAM7X256, external ethernet physical layer chip LAN87001 forms an Ethernet interface with realization network service.The inner integrated USB controller of AT91SAM7X256 is communicated by letter with the USB main equipment as the USB slave unit.For making read write line expanded application in 2 exploitations, read write line provides 2 control incoming lines and 4 control output lines, and the user can be by these control line control read write line work and control peripheral hardware.
As shown in Figure 9, the I/O interface circuit is mainly by light lotus root IC PT1, and PT2 TLP521-4 forms.The two-way external input signal is by the IO_IN1 that inputs to processor U1 AT91SAM7X256 after isolating through optocoupler PT1, IO_IN2 pin.Two-way control line output IO_OUT1, IO_OUT2, IO_OUT3, IO_OUT4 come the external drive ability with transistor circuit again after light-coupled isolation.Expanded an expansion interface J2 in the structure, this interface comprises VCC, GND and six roots of sensation IO line and a reseting signal line, is used for later expanded application.To input signal cable, add 1K resistance respectively and done overcurrent protection, on output signal line, optocoupler output then increases driving with triode 3904, makes output in use not need to increase peripheral hardware and directly drives external devices.
The fixed read write line course of work of the present utility model:
R1000 is that the function of tonic chord realizes circuit unit, in electronic tag launched microwave signal, control module acp chip U1 controls R1000 by the SSP interface, the R1000 chip internal is finished coding, the coded signal pulse shaping, after the carrier wave of R1000 internal frequency compositor generation is modulated, by 17,18 pin are drawn, changeing uneven device U47 HHM1522E1 with external balance exports the differential signal of emission after transferring single-ended signal to, output 0dBm left and right sides power, be amplified to about 31dBm through power amplifier U46 PF01411A, after low-pass filter U104 LFCN-1000 carries out filtering to harmonic wave, enter transmitting-receiving isolating device U32, emission coupled end U32 the 4th pin passes through the coupling part energy as receiving local oscillator, for allowing read write line adapt to the different operating occasion, enlarge read-write space and read write line and realize many antennas Card Reader, increase hilted broadsword four throw switch U31 MASW-008566 at input/output terminal and select the card reading antennas port, after the straight-through end of emission U32 the 2nd pin is selected port by order cutter four throw switches, after aerial radiation is gone out.
Behind the activation external label that transmits, antenna receives the signal that external label returns, after hilted broadsword four throw switch U31 carry out the antenna port selection, by the U32 coupling mechanism received signal is coupled to the U32 tripod, send into the uneven evener device U36 HHM1522E1 that changes, transfer the single-ended signal that receives to 3 pin and 4 pin that differential signal is sent into R1000, after carrying out mixing after the low noise amplification by R1000 inside, carry out demodulation after the filtering by intensive wave filter, by the R1000 inner decoding label signal information of reading is passed to control central processing unit U1 by the SSP interface again, U1 passes to host computer by communication interface, and carries out the information transmission between the control computer.
Main control chip U1 AT91SAM7X256 is the core of whole read write line control module, and it is configured leitungskern chip R1000 internal register by the SSP interface, realizes meeting all operations of EPC agreement.Built-in 2 the synchronous/asynchronous serial USART transceivers of AT91SAM7X256, wherein USART1 can be used as and supports Full Featured modulation interface.AT91SAM7X256 and its peripheral circuit are finished the function of operation embedded system platform, required hardware system resource is provided and provides various interface to radio frequency unit and host computer.
When work, be clear understanding read write line duty, control module comes radio-frequency antenna is selected and realized the state indication of antenna by 2 74HCT259.Can select 8 passages respectively by its address wire A0~A2, LE latchs pin for it, and MR is high, the rising edge latch data of LE.MR be low and LE when low, be address decoder.
The fixed read write line of the utility model adopts RFID integrated circuit (IC) chip R1000 to finish coding, the digital-to-analog conversion of encoding and shaping filter, generation, modulation, demodulation, mixing and the analog to digital conversion of carrier wave, decoding function, and circuit is succinct, and volume is little, and cost is low; Adopt powerful main control chip AT91SAM7X256, external interface is abundant.Can be applicable to satisfy the read-write of the electronic tag of ISO18000-6C agreement, read-write speed height is supported to work intensive environment under, and reading/writing distance is greater than 6 meters, antenna gain 6dBi.

Claims (10)

1. fixed read write line is characterized in that: described fixed read write line is synthesized on a veneer by functional unit circuit and control unit circuit and constitutes, and control unit circuit is connected by the SSP interface with the functional unit circuit; Described control unit circuit is provided with single-chip microcomputer, and single-chip microcomputer is connected with the electrostatic discharge (ESD) holding circuit of crystal oscillating circuit, pilot lamp interface circuit, backplane interface, input/output interface circuit, RS-232 driving circuit, ethernet physical layer (PHY) circuit, USB respectively; Described functional unit circuit adopts the radio-frequency (RF) identification integrated chip, the radio-frequency (RF) identification integrated chip is connected with temperature compensation crystal oscillating circuit, loop filter circuit, intensive read write line filter circuit, external power amplifying circuit, coupler circuit respectively, and the external power amplifying circuit connects antenna port through coupler circuit, microwave switch circuit.
2. fixed read write line according to claim 1; it is characterized in that: described input/output interface circuit connects input/output interface; the RS-232 driving circuit connects outside RS-232 interface; ethernet physical layer (PHY) circuit connects Ethernet interface, and (ESD) holding circuit of USB connects USB interface.
3. fixed read write line according to claim 2 is characterized in that: described single-chip microcomputer adopts AT91SAM7X256 as primary processor, embedded RAM of this processor and FLASH.
4. fixed read write line according to claim 3 is characterized in that: described radio-frequency (RF) identification integrated chip adopts R1000.
5. fixed read write line according to claim 4 is characterized in that: described temperature compensating crystal oscillator circuit adopts TXC7P24000018 (U38), and its 3 pin is through connecing 42 pin of R1000 by capacitance (C154).
6. fixed read write line according to claim 5, it is characterized in that: 6 pin of described R1000,7 pin, 2 pin, 3 pin, 18 pin, 19 pin connect the balance of three Ba Lun chips (U35, U36, U47) formation respectively changes uneven device, and Ba Lun chip (U35, U36, U47) adopts HHM1522E1.
7. fixed read write line according to claim 6, it is characterized in that: described external power amplifying circuit adopts power amplifier module (U46) PF01411A, 1 pin and Ba Lun chip (U47) the 1st pin join through capacitance (C172), and 4 pin connect low-pass filter circuit through another capacitance (C114).
8. fixed read write line according to claim 7, it is characterized in that: described loop filter circuit is made of low pass filter blocks (U104) LFCN1000,1 pin connects capacitance (C114), 3 pin receive sends out separation circuit (U32), transmitting-receiving separation circuit (U32) adopts coupling mechanism XC0900A-20,1 pin connects low-pass filter circuit output, constitutes microwave switch circuit by hilted broadsword four throw switches (U31) MASW-008566, and 16 pin receive sends out separation circuit (U32).
9. fixed read write line according to claim 8, it is characterized in that: described too net Physical layer (PHY) circuit adopts chip (U8) LAN8700I, antenna port adopts code translator (U25) 74HCT259, and the led status display circuit adopts code translator (U22) 74HCT259
10. fixed read write line according to claim 9 is characterized in that: described clock circuit adopts real-time timepiece chip (U19) DS1307, and 1 pin and 4 pin connect crystal oscillator, and reset circuit adopts 2.63V power management chip (U27) MAX706TCSA.
CN2009202046451U 2009-09-14 2009-09-14 Fixed reader writer Expired - Fee Related CN201562285U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009202046451U CN201562285U (en) 2009-09-14 2009-09-14 Fixed reader writer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009202046451U CN201562285U (en) 2009-09-14 2009-09-14 Fixed reader writer

Publications (1)

Publication Number Publication Date
CN201562285U true CN201562285U (en) 2010-08-25

Family

ID=42627432

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009202046451U Expired - Fee Related CN201562285U (en) 2009-09-14 2009-09-14 Fixed reader writer

Country Status (1)

Country Link
CN (1) CN201562285U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103366197A (en) * 2012-03-30 2013-10-23 台扬科技股份有限公司 RFID reader/writer and assembly thereof
CN103605943A (en) * 2013-10-21 2014-02-26 苏州世纪泰鼎电子科技有限公司 Programmable embedded RFID reader
CN115296703A (en) * 2022-07-08 2022-11-04 无锡大华锐频科技有限公司 Radio frequency identification method, system and device
CN115577725A (en) * 2022-10-26 2023-01-06 深圳市国芯物联科技有限公司 Baseband signal processing SOC chip of multi-protocol UHF RFID reader-writer

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103366197A (en) * 2012-03-30 2013-10-23 台扬科技股份有限公司 RFID reader/writer and assembly thereof
CN103605943A (en) * 2013-10-21 2014-02-26 苏州世纪泰鼎电子科技有限公司 Programmable embedded RFID reader
CN115296703A (en) * 2022-07-08 2022-11-04 无锡大华锐频科技有限公司 Radio frequency identification method, system and device
CN115577725A (en) * 2022-10-26 2023-01-06 深圳市国芯物联科技有限公司 Baseband signal processing SOC chip of multi-protocol UHF RFID reader-writer
CN115577725B (en) * 2022-10-26 2023-05-05 深圳市国芯物联科技有限公司 Multi-protocol UHF RFID reader-writer baseband signal processing SOC chip

Similar Documents

Publication Publication Date Title
CN201562285U (en) Fixed reader writer
CN103714693A (en) Meter reading system and method based on plastic fibers
CN104732254B (en) Radio-frequency identification reader/writer
CN101494543B (en) Bluetooth wireless hub and apparatus based on Bluetooth wireless transmission
CN202795408U (en) Ultrahigh-frequency RFID reader-writer module based on Impinjr 1000 chips
CN101916355A (en) Wireless sensor network technology-based multi-standard RFID identification equipment
CN109168093A (en) The orientation management device and method of the upper fiber port of ODN
CN206712797U (en) Wireless communication signal high-performance test module
CN207993043U (en) A kind of RFID tag read-write equipment
CN207976889U (en) Multi-path antenna RFID card reader
CN102999742A (en) Central processing unit (CPU) card reader
CN103810449A (en) Rfid card reader
CN206684764U (en) A kind of electric power believes circuit passband plate miniaturized electronic label
CN209105204U (en) A kind of wireless industrial intelligent storage gateway
CN202976147U (en) Integrated radio frequency CPU card card-reading device
CN207234767U (en) A kind of near-field communication NFC circuit and terminal
CN202650024U (en) Radio frequency identification device of 51 single-chip microcomputer
CN201149700Y (en) Low cost UHF frequency band reader-writer
CN105162479B (en) Harmonics restraint system based on numerical model analysis design
CN208805828U (en) A kind of two-band integral type tabletop reading, writing device
CN201839281U (en) Radio-frequency modular circuit
CN218217359U (en) Data bidirectional transmission circuit, device and system
CN204886941U (en) Intelligence house is with parallel port 315M and 433M transceiver module
CN202433930U (en) High-frequency reader-writer of electronic intelligent article automatic monitoring system
CN209015165U (en) Radio-frequency reading-writing device with interface adaptive

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100825

Termination date: 20170914