CN201403157Y - Picture element router for merging multi-projection image - Google Patents

Picture element router for merging multi-projection image Download PDF

Info

Publication number
CN201403157Y
CN201403157Y CN2009201177319U CN200920117731U CN201403157Y CN 201403157 Y CN201403157 Y CN 201403157Y CN 2009201177319 U CN2009201177319 U CN 2009201177319U CN 200920117731 U CN200920117731 U CN 200920117731U CN 201403157 Y CN201403157 Y CN 201403157Y
Authority
CN
China
Prior art keywords
router
hdmi
picture element
dvi
video frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2009201177319U
Other languages
Chinese (zh)
Inventor
杨长生
杨仲琦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANPING DISPLAY Inc
Original Assignee
HANPING DISPLAY Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANPING DISPLAY Inc filed Critical HANPING DISPLAY Inc
Priority to CN2009201177319U priority Critical patent/CN201403157Y/en
Application granted granted Critical
Publication of CN201403157Y publication Critical patent/CN201403157Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The utility model discloses a picture element router for merging multi-projection image, which comprises four HDMI/DVI video frequency input interfaces, four HDMI/DVI video frequency output interfaces, an IO synchronizing interface, a USB programming interface, an electric erasable programmable ROM, an FPGA integrated circuit and a memory group RAM. The picture element router can be utilized to directly output digital video frequency images input by the standard HDMI/DVI to a plurality of projectors, merges images of a plurality of projectors into complete big screen images without seam lines,and in addition, the picture element router can be further utilized to do butterfly-shaped interlink, thereby countless video frequency input and output interfaces can be arranged in a big screen display screen.

Description

A kind of pixel router that is used for many projected images fusions
Technical field
The utility model relates to the seamless fusion hardware unit of a kind of embedded image, relates in particular to a kind of pixel router that many projected images merge that is used for.
Background technology
The display screen of super large is used widely in occasions such as the security monitoring command centre of public security, city management, fire-fighting, forest, production monitoring control centre, advertising message issue, stage background, video conferences.Fusion that many projected images are seamless shows that large-screen has complete seamless super large display screen, and project cost is low, the O﹠M cost is low, characteristics such as little take up room.Therefore, show that in the seamless fusion of the many projected images of many occasions large-screen is substituting traditional LED display curtain and DLP apace the seam Mosaic screen is arranged.
The super large display screen of current seamless fusion is all realized by fusion software basically.In order to make fusion software to be connected with application system, must spend a large amount of financial resources and manpower, develop various application programming interfaces; Fusion software need take computer CPU time, memory space in a large number when operation, and bus bandwidth; Before using fusion software, the user also needs usually operating personnel are giveed training, so that be familiar with new system; In addition, to different operating system platforms (as, Windows, Unix, Linux etc.) need the large screen-fused software of exploitation different editions.
The hardware of several fusions few in number on the market, not only prices are rather stiff, and the accuracy that projecting apparatus often needs accurately strict adjustment projecting apparatus to adjust requires in a pixel.It is very difficult wanting to reach this requirement.In display system, used under the situation of multirow (multilayer) projecting apparatus, may reach the accurate butt joint of a plurality of projection output images hardly.
The utility model content
At the deficiencies in the prior art, the utility model provides a kind of pixel router that many projected images merge that is used for.
The purpose of this utility model is achieved through the following technical solutions: a kind of pixel router that is used for many projected images fusions, and it comprises four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, USB DLL (dynamic link library), electrically erasable ROM, FPGA integrated circuit and memory set RAM; Wherein, four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, electrically erasable ROM and memory set RAM all link to each other with the FPGA integrated circuit; The USB DLL (dynamic link library) links to each other with electrically erasable ROM.
The invention has the beneficial effects as follows: the utility model is a kind of embedded hardware fusing device of employing ultra-large FPGA (field programmable gate array) integrated circuit: be used for the pixel router that many projected images merge.Utilize the utility model directly to output to a plurality of projectors to the HDMI/DVI picture signal of input, merge a plurality of projectors image and become no splicing seams, complete large-screen image.Thereby construct the seamless display screen of a ultrahigh resolution, oversize for the user.
Description of drawings
Fig. 1 is that the seamless fusion of many projected images shows schematic diagram, wherein, (a) is existing seamless projector display system schematic diagram, (b) is the automatic rectification error schematic diagram of the utility model;
Fig. 2 is the utility model pixel router structural representation;
Fig. 3 is that pixel router dish of the present utility model connects the expansion schematic diagram.
Embodiment
Further specify the utility model below in conjunction with drawings and Examples, it is more obvious that the purpose of this utility model and effect will become.
As shown in Figure 1, each rectangle frame is represented the projected area of a projecting apparatus.Shown in (a), in traditional fusion, the output image of all projectors all will accurately dock.And in the utility model, projector's output image does not need accurate butt joint.Shown in Fig. 1 (b), the frame that black dotted lines constitutes is represented displayable maximum region.When realizing image co-registration, the utility model is compared with the seamless fusion of tradition, to the installation of projector and output image metamorphopsic distortion require much loose.Obviously, so just simplified the work of installation, debugging and maintenance greatly.
As shown in Figure 3, the utility model is used for the pixel router that many projected images merge and comprises four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, USB DLL (dynamic link library), electrically erasable ROM, FPGA integrated circuit and memory set RAM.Wherein, four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, electrically erasable ROM and memory set RAM all link to each other with the FPGA integrated circuit, and the USB DLL (dynamic link library) links to each other with electrically erasable ROM.
Video image leaves among the memory set RAM from four road HDMI/DVI video input interfaces input FPGA integrated circuit, and the FPGA integrated circuit can adopt the product XC4VLX40-FF1148 of U.S. Xilinx company.Control Parameter and control algolithm program can be input to electrically erasable ROM by the USB DLL (dynamic link library), thereby realize the programming to the FPGA integrated circuit, realize continuous, the real-time distortion of input picture is proofreaied and correct in electrically erasable ROM; Proofread and correct good image and leave among the memory set RAM, and export by four road HDMI/DVI video output interfaces.
Prior art is under the framework of bus, and the bandwidth of output image is fixed.Connect expansion and utilize the utility model can carry out butterfly, Fig. 3 shows and uses the embodiment that 4 pixel routers of the present utility model carry out the butterfly expansion, wherein, four road HDMI/DVI video output interfaces of first pixel router link to each other with four road HDMI/DVI video input interfaces of second pixel router, four road HDMI/DVI video output interfaces of the 3rd pixel router link to each other with four road HDMI/DVI video input interfaces of the 4th pixel router, the IO sync cap of the 3rd pixel router and second pixel router links to each other, and the IO sync cap of first pixel router and the 4th pixel router links to each other.The system that uses these four pixel routers formations has just had 8 HDMI/DVI video input interfaces and 8 HDMI/DVI video output interfaces.The utility model pixel router links manyly more, and then the bandwidth of system's output image is just big more.Theoretically, utilize the utility model can contain unlimited video input and output interface.

Claims (1)

1, a kind of pixel router that is used for many projected images fusions, it is characterized in that it comprises four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, USB DLL (dynamic link library), electrically erasable ROM, FPGA integrated circuit and memory set RAM; Wherein, described four road HDMI/DVI video input interfaces, four road HDMI/DVI video output interfaces, IO sync cap, electrically erasable ROM and memory set RAM all link to each other with the FPGA integrated circuit; Described USB DLL (dynamic link library) links to each other with electrically erasable ROM.
CN2009201177319U 2009-04-16 2009-04-16 Picture element router for merging multi-projection image Expired - Fee Related CN201403157Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009201177319U CN201403157Y (en) 2009-04-16 2009-04-16 Picture element router for merging multi-projection image

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009201177319U CN201403157Y (en) 2009-04-16 2009-04-16 Picture element router for merging multi-projection image

Publications (1)

Publication Number Publication Date
CN201403157Y true CN201403157Y (en) 2010-02-10

Family

ID=41662956

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009201177319U Expired - Fee Related CN201403157Y (en) 2009-04-16 2009-04-16 Picture element router for merging multi-projection image

Country Status (1)

Country Link
CN (1) CN201403157Y (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102271223A (en) * 2011-01-17 2011-12-07 深圳市保千里电子有限公司 Large screen display and implementation method thereof
CN102270421A (en) * 2011-01-17 2011-12-07 深圳市保千里电子有限公司 System for joining display units and realizing method thereof
CN103037189A (en) * 2012-12-05 2013-04-10 江苏清投视讯科技有限公司 Method to achieve integrate output of large-size screen video images through much projection

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102271223A (en) * 2011-01-17 2011-12-07 深圳市保千里电子有限公司 Large screen display and implementation method thereof
CN102270421A (en) * 2011-01-17 2011-12-07 深圳市保千里电子有限公司 System for joining display units and realizing method thereof
CN102270421B (en) * 2011-01-17 2012-09-19 深圳市保千里电子有限公司 System for joining display units and realizing method thereof
CN103037189A (en) * 2012-12-05 2013-04-10 江苏清投视讯科技有限公司 Method to achieve integrate output of large-size screen video images through much projection
CN103037189B (en) * 2012-12-05 2016-03-09 江苏清投视讯科技有限公司 A kind of method realizing multiple projections overall output large-size screen monitors frame video image

Similar Documents

Publication Publication Date Title
CN204190885U (en) Splicing display system, LED LCD display and TV
WO2017206917A1 (en) Video management system, multi-screen display card and monitoring all-in-one machine
CN102611869A (en) Output-oriented network transmission technique of multi-screen splicing system
CN204681493U (en) A kind of 4K multi-screen splicing processor
CN103279320B (en) The screen of the multiple different resolution of interactive projection system carries out the method for interactive display
CN207752739U (en) display device with splicing function
CN201403157Y (en) Picture element router for merging multi-projection image
CN102801963A (en) Electronic PTZ method and device based on high-definition digital camera monitoring
CN101986382A (en) Wireless network transmission RGB signal processing method for multi-screen splicing display wall
CN101930724A (en) Large screen-fused image display method and system
KR20160079365A (en) Display apparatus consisting a multi display system and control method thereof
CN109168066A (en) A kind of screen wall synchronous playing system and method
CN103841343B (en) Projection system and method of operation
CN108156511B (en) Method and system for realizing double-screen or multi-screen splicing display
TW201438000A (en) Method for forming screen wall by splicing display device
CN101776985A (en) Synchronous display device, and synchronous tiled display system and synchronous display method thereof
CN202196550U (en) Digital light processing (DLP) seamless splicing screen
CN105100870A (en) Screenshot method and terminal equipment
CN200997043Y (en) Screen projecting system
CN204087758U (en) A kind of synchronous and asynchronous bi-mode control system of LED display
CN102945076B (en) Display terminal image rotation method and device and display control system
CN104602095A (en) Acquiring and synchronous display method and system for combined desktop
CN106657815B (en) A kind of video-splicing processing system and method
CN104182193B (en) High-definition large screen display method and system and large screen workstation
CN204272298U (en) Multi-channel extended multi-screen splicer

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100210

Termination date: 20150416

EXPY Termination of patent right or utility model