CN1977338A - Method and system for providing independent bank refresh for volatile memories - Google Patents
Method and system for providing independent bank refresh for volatile memories Download PDFInfo
- Publication number
- CN1977338A CN1977338A CN 200580021362 CN200580021362A CN1977338A CN 1977338 A CN1977338 A CN 1977338A CN 200580021362 CN200580021362 CN 200580021362 CN 200580021362 A CN200580021362 A CN 200580021362A CN 1977338 A CN1977338 A CN 1977338A
- Authority
- CN
- China
- Prior art keywords
- refresh
- volatile memory
- storehouse
- address
- object library
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Dram (AREA)
Abstract
A memory system is provided. The memory system includes a volatile memory having a number of banks, each bank having a number of rows, and a memory controller configured to direct the volatile memory to engage in an auto-refresh mode, the memory controller further configured to provide a target bank address to the volatile memory. The volatile memory is configured to perform an auto-refresh operation in the auto-refresh mode, the auto-refresh operation being performed on a target bank identified by the target bank address. Remaining banks in the plurality of banks other than the target bank are available for memory access while the auto-refresh operation is being performed on the target bank.
Description
Related application
The application's case is advocated the right of priority of the 60/575th, No. 333 U.S. Provisional Application case of application on May 27th, 2004.
Technical field
This disclosure relates generally to storage arrangement, and it more particularly relates to the method and system that is used to volatile memory that independent bank refresh is provided.
Background technology
Volatile memory is a kind of storage medium that generally is constructed to many arrays (or storehouse).The matrix of " memory cell " of each storehouse through further being configured to have row and column, and I/O (I/O) width that each row further is stored device is divided.Position in the storer is by storehouse, the unique appointment of row and column.Memory Controller can be used for storehouse, the row and column position retrieve data from storer by designation data.For instance, for four storehouse 128Mb storeies with 16 external data buss, possible logical address mapping comprises that 9 rank address, address, 2 storehouses and 12 row addresses.
Read or the write store position before, must at first open corresponding row.Open the clock circulation t of capable process need minimal amount
RCD, its expression is walked to row and is postponed.In case open delegation, just can read or write the column address in this row on demand.For some dynamic RAM (DRAM), for example synchronous dram (SDRAM) can only keep each storehouse to have delegation to open in any one time; The execute store access need be closed current line and be opened new delegation to same bank but in the different rows subsequently.
Under the situation of dynamic volatile memories, must be with equispaced t
REFIRefresh to cyclicity or encourage each unit again, so that keep data integrity.Because the unit is according to the capacitor design of stored charge, may discharge along with the time, so must refresh unit.Refreshing is the process that the unit in the storer is charged again or encourages again.General mode refresh unit with a delegation.Current exist many through design with the method for refresh volatile memories.Some method in these methods (if not whole words) causes the expensive of performance and/or power aspect.For instance, there are the two kinds of common methods that refreshes or technology that generally are used for controlling the volatile memory in the Modern Digital System.A kind of method relies on storer to keep need be by using available built-in refresh mechanism refreshes on storer the row and the tracking in storehouse; Another kind method relies on Memory Controller to keep the row that needs are refreshed and the tracking in storehouse.
By refreshing automatically and first kind of common method of self-refresh functional utilization of volatile memory.These functions make memory-aided built-in refresh address.Between the existing operating period of storer, refresh cycle if desired, Memory Controller is to all storehouse precharge so, and then uses automatic refresh command to tell storer to send an internal refresh cycle.In case receive automatic refresh command, storer increases progressively internal refresh address counter and carries out internal refresh cycle.In auto refresh mode, storer uses the refresh address in its internal refresh address counter to determine which row/storehouse is carried out refresh cycle and circulation process associated row.In one embodiment, internal refresh address counter comprises row address register and bank address resister.Internal refresh address counter is controlled by refresh clock.Bank address resister increases progressively with circulation through in the thesaurus each, and the implementation of bank address resister causes that row address register increases progressively.Other embodiment does not have bank address resister, because all storehouses are refreshed simultaneously.
The shortcoming that embodiment is refreshed in the storehouse of this non-while automatically is, because Memory Controller does not know to refresh which internal library, so need Memory Controller to close the row that all are opened before sending automatic refresh command.Therefore, the availability of memory data bus during auto refresh sequence is zero.This sequence needs t at most
RP+ t
RFC+ t
RCDIndividual circulation, wherein t
RPThe expression line precharge postpones t
RFCExpression refresh cycle time and t
RCDExpression is walked to row and is postponed.For the 133MHz storer, this can be 16 clock circulations (120ns).These circulations are known as endless loop sometimes, because unavailable during the memory data bus phase at this moment.
During the non-use age, Memory Controller can make storer be in the self-refresh mode.In self-refresh mode, storer uses himself internal clocking and refresh address counter to produce the row that refreshes with refresh memory.Because can use self-refresh mode, so the method helps at idle state conserve power.The self-refresh state uses small amount of power and keeps the content of storer by refresh memory.Owing to only need small amount of power, so the method is generally used for low power applications.
Second method is used to avoid the endless loop on the memory data bus mentioned above sometimes.According to this second method, realize the control refresh via Memory Controller.The method is not used any built-in flush mechanism available on the storer.Under the method, Memory Controller is with the given interval (t of rule
REFI) refresh by using storehouse/row address combinations to open and close to go to produce clearly with orderly fashion.Refresh clock (it determines refresh rate) and storehouse/row address combinations are in Memory Controller inside.The method is best for high speed/high performance applications.The method allows Memory Controller to refresh particular memory bank and permits other thesaurus to keep simultaneously and open for access, thereby causes high-performance; Reading and writing generally can walk abreast and continue and can not interrupt other storehouse.The unfavorable aspect of the method is, during system cut-off or long idle state, when Memory Controller not during refresh memory, storer can not remain in the self-refresh state.As mentioned above, the self-refresh state is the built-in function of most of volatile memory.Because the self-refresh function of storer be independent of Memory Controller make in the refresh address counter that is stored in the storer refresh address (promptly, OK/and the address, storehouse) increase progressively, so can not use the refresh address of memory maintenance, because it is not consistent with Memory Controller or synchronous.
Refresh operation can reduce the performance of memory sub-system, because each refresh cycle forces storer enters idle state, data access is unavailable during this period.For instance, if the specific memory storehouse needs refresh cycle and described storehouse of while to be in active state, must close described storehouse so to allow to take place refresh operation.Close the storehouse and mean and to postpone any data manipulation that originally will carry out, therefore influenced system performance.
Some existing schemes can be used for reducing the performance impact of refresh operation.These schemes are usually directed to use the refresh rate higher than required refresh rate, so that at predetermined refresh refreshable more thesaurus in period.Must close the probability of active storage storehouse by refreshing more thesaurus, can reducing to refresh.Yet, use higher refresh rate to have its defective.For instance, the increase of refresh rate means needs more power, and this can cause lower performance again.In addition, only using higher refresh rate is not the needs that can avoid closing the active storage storehouse when needs refresh; In some cases, in any case all must close the active storage storehouse, thereby given up any benefit by using higher refresh rate to obtain.
Therefore, need be provided for providing the independently more efficient methods and the system of bank refresh for volatile memory.
Summary of the invention
In one aspect of the invention, a kind of accumulator system comprises: have the volatile memory of plurality of banks, each storehouse has a plurality of row; And Memory Controller, it is configured to guide described volatile memory to enter auto refresh mode, described Memory Controller is through further being configured to provide target bank address to described volatile memory, wherein said volatile memory is configured to carry out automatic refresh operation in auto refresh mode, described automatic refresh operation is to being carried out by an object library of described target bank address identification, and wherein when object library was carried out automatic refresh operation, the residue storehouse in the described plurality of banks except that described object library can be used for storage access.
In another aspect of this invention, a kind of accumulator system comprises: a volatile memory, it has a storehouse address latch, plurality of banks, a plurality of refresh row counter, and each refresh row counter is associated with a corresponding storehouse and is configured to store a target row address; With a Memory Controller, it is configured to guide described volatile memory to enter an auto refresh mode, described Memory Controller is through being configured to that further a target bank address is written into described storehouse address latch, wherein said volatile memory is configured in described auto refresh mode to carry out automatic refresh operation, described automatic refresh operation be to use be stored in described refresh row counter that described object library is associated in described target row address to carrying out by an object library of described target bank address identification.
In still another aspect of the invention, a kind of accumulator system comprises: a volatile memory, and it has plurality of banks; Be used to store the latch means of a target bank address; Be used to each corresponding storehouse to keep the counter device of a target row address; And control device, it is used for guiding described volatile memory to enter an auto refresh mode and described target bank address is written into described latch means, wherein said volatile memory is configured to from described latch means the described target bank address of retrieval and carries out automatic refresh operation in described auto refresh mode, and described automatic refresh operation is to use at the described target row address of described object library being carried out by an object library of described target bank address identification.
In another aspect of this invention, a kind of volatile memory with plurality of banks that is used to provides the method for memory refress to comprise: keep a target row address in the described plurality of banks each, the described target row address of wherein said plurality of banks is independently of one another; Be written into a target bank address, and guide described volatile memory to enter an auto refresh mode and use described target row address corresponding to described object library carrying out an automatic refresh operation by an object library of described target bank address identification.
Should be appreciated that by following detailed description, the those skilled in the art will understand other embodiments of the invention easily, wherein show and describe various embodiment of the present invention by the mode of explanation.As will be appreciated, the present invention can have other and different embodiment, and its some details can make amendment in various others, and all these does not break away from spirit of the present invention and category.Therefore, graphic and be described in detail in and be considered to illustrative and nonrestrictive in nature.
Description of drawings
By the mode of example rather than the mode of restriction each side of the present invention is described in the accompanying drawings, wherein:
Fig. 1 is that explanation can be used for putting into practice the simplified block diagram according to the configuration of the independent refresh method of this disclosure; With
Fig. 2 is that explanation can be used for putting into practice the simplified block diagram according to the volatile memory of the independent refresh method of this disclosure.
Embodiment
Hereinafter the expectation of the detailed description of statement is the description of various embodiment of the present invention in conjunction with the accompanying drawings, wherein can not put into practice only embodiment of the present invention and do not expect to represent.Detailed description comprises specific detail so that complete understanding of the present invention is provided.Yet, it will be apparent to those skilled in the art that not have putting into practice the present invention under the situation of these specific detail.In some example, show that with the form of block scheme well-known structure and assembly obscure to avoid notion of the present invention caused.
The various embodiment of accumulator system will be described now.In one embodiment, provide a kind of independently method for refreshing, it has improved the availability of data in the storer during refresh operation.Fig. 1 shows the configuration 100 that can be used for putting into practice independent refresh method.As shown in fig. 1, the controller 120 that can use volatile memory 110 and being configured to control volatile memory is put into practice described independent refresh method.Volatile memory 110 can be the DRAM of (for example) DRAM (dynamic RAM), SDRAM (synchronous dram) and various other types etc.Based on announcement provided herein and teaching, it will be apparent to those skilled in the art that how to use other type memory that needs refresh operation to put into practice this disclosure.In one embodiment, realize described independently method for refreshing via the processor of steering logic or control store controller 120 and volatile memory 110.Should be appreciated that steering logic or processor can be configured to standalone module or be integrated into the part of another assembly (for example Memory Controller 120).
Fig. 2 further shows an embodiment of volatile memory 110, and it can be used for putting into practice described independently method for refreshing.Volatile memory 110 can further comprise a storehouse address latch 200, a refresh trigger 230, many refresh row counter 210a-d and many storehouse 220a-d.Storehouse address latch 200 is used to store the target bank address at the particular bin that will be refreshed.Its corresponding refresh row counter 210a-d of among the 220a-d of storehouse each is associated.The initialization when switching on or restarting of the initial value of refresh row counter 210a-d.For instance, described refresh row counter 210a is associated with storehouse 220a.Refresh row counter 210a-d is used for keeping the target row address at the row that storehouse 220a-d is to be refreshed separately.The target row address that is stored among the refresh row counter 210a-d is independently of one another.As hereinafter further describing, described refresh trigger 230 is used for control storehouse address latch 200 during self-refresh mode.Refresh trigger 230 can be (for example) clock or other timing mechanism.
The bootable volatile memory 110 of Memory Controller 120 (see figure 1)s enters auto refresh mode, and the particular bin (for example storehouse 220a) in the automatic refresh volatile memories 110, and other storehouse (for example storehouse 220b-d) keeps can be used for access simultaneously.Be initial automatic refresh cycle, Memory Controller 220 (see figure 1)s are sent automatic refresh command and address, storehouse 240 are written in the storehouse address latch 200 to volatile memory 110.Address, storehouse 240 is used for discerning storehouse 220a-d for refreshing the storehouse of target.Address, storehouse 240 also is used to discern the corresponding refresh row counter that is associated with storehouse to be refreshed.Therefore, by being stored in the address, storehouse and the target row address that is stored in the corresponding refresh row counter in the storehouse address latch 200, can identify particular row to be refreshed in the particular bin.After having carried out refresh operation, the refresh row counter that is associated with the storehouse that just has been refreshed is increased progressively by steering logic (not shown).Because Memory Controller 120 is known particular bin to be refreshed, so can interruptedly access not be continued in other storehouse.This reduces the maximization of memory data bus utilization factor power consumption by being avoided unnecessary capable close sequence, and is used for the transfer stand-by period (transferlatency) is minimized.
In addition, because storehouse 220a-d has the refresh row counter 210a-d of himself, so Memory Controller 120 has the dirigibility to the particular bin post independent refreshes.In other words, storehouse 220a-d can refresh independently of one another.For instance, in an example, Memory Controller 120 can send automatic refresh command with automatic refresh bank 220a to volatile memory 110.Then the target row address from be stored in the refresh row counter 210a that is associated with storehouse 220a begins one or more row among the refresh bank 220a.In another example, Memory Controller 120 can send automatic refresh command to refresh different storehouses automatically, storehouse 220c to volatile memory 110.Then the target row address from be stored in the refresh row counter 210c that is associated with storehouse 220c begins one or more row among the refresh bank 220c.It should be noted that the target row address that is stored in respectively among refresh row counter 210a and the 210c can be identical or different.
By allowing independently to refresh each storehouse, those periods when Memory Controller 120 can utilize a given storehouse to leave unused are sent automatic refresh command to volatile memory 110, so that prior to the time of being ranked the execution of described idle storehouse was refreshed in advance before taking turns to idle storehouse.Therefore, because the execution frequency of scheduled refresh is lower when storehouse 220a-d is movable, so increased the availability of storehouse 220a-d.In an example, if storehouse 220a leaves unused, can carry out extra refreshing in advance to storehouse 220a so in a prolonging period; Therefore, when storehouse 220a is movable, can skip scheduled refresh to storehouse 220a.In another example, if storehouse 220b left unused in short period, Memory Controller 120 can be selected initial less refreshing in advance so.
Have in advance the ability that refreshes in the time of being ranked and allow storehouse 220a-d operation more efficiently during high data traffic period.For instance, if given storehouse is refreshed in being ranked time n in advance, Memory Controller 120 can be avoided sending n the regular expense that refreshes that is ranked to that storehouse so, but can continue to implement memory access operations.This reduces the maximization of memory data bus utilization factor power consumption by being avoided unnecessary capable close sequence, and helps the transfer stand-by period is minimized.
In addition, Memory Controller 120 bootable volatile memory 110 enter self-refresh mode.When entering self-refresh mode, the up-to-date storehouse address of volatile memory 110 from be stored in storehouse address latch 200 begins.Up-to-date address, storehouse generally is the address, storehouse of using in the up-to-date automatic refresh operation.By using the current address, storehouse that is stored in the storehouse address latch 200, volatile memory 110 can be restarted at Memory Controller 120 stopping places after last automatic refresh operation.
During each self refresh operation, discern object library to be refreshed by the current address, storehouse that is stored in the storehouse address latch 200.By current be stored in refresh row counter that object library is associated in target row address further discern particular row in the object library to be refreshed.Therefore, can carry out refresh operation to the particular row in the object library.
In addition, during each self refresh operation, storehouse address latch 200 is increased progressively by refresh trigger 230.By storehouse address latch 200 is increased progressively, the address, storehouse is through upgrading with identification next object library to be refreshed.In addition, also the refresh row counter that is associated with the storehouse that just has been refreshed is increased progressively so that the target row address through upgrading at that storehouse to be provided by steering logic (not shown); To when refreshing that storehouse, use through the target row address of upgrading next time.
The corresponding refresh row counter of then using the address, storehouse through upgrading in the storehouse address latch 200 and being associated with storehouse by the storehouse Address Recognition through upgrading is carried out next self refresh operation.
Therefore, when volatile memory 110 enters self-refresh mode, circulate through described storehouse by the corresponding refresh row counter 210a-d that uses storehouse 220a-d.
Perhaps, when volatile memory 110 enters self-refresh mode, can use the target row address that is stored in respectively among the corresponding refresh row counter 210a-d to refresh all storehouse 220a-d simultaneously.Refresh when can realize all storehouse 220a-d and to the associative operation of refresh row counter 210a-d via steering logic (not shown).Based on announcement and the teaching that this paper provided, be understood by those skilled in the art that how to realize refreshing simultaneously according to the notion that is disclosed in this disclosure.
In the software module that method of describing in conjunction with embodiments disclosed herein or algorithm can steering logics, the form of programming instruction or other order directly is included in the hardware, can be carried out by processor or in the combination of the two.Software module can reside in the storage medium of any other form known in RAM storer, flash memory, ROM storer, eprom memory, eeprom memory, register, hard disk, removable disk, CD-ROM or the affiliated field.Storage medium can be coupled to processor so that processor can read information or information is write described storage medium from described storage medium.In replacement scheme, described storage medium can be integrated with processor.
Any technician in affiliated field provide the previous description of the embodiment that is disclosed so that can make or use the present invention.It will be apparent to those skilled in the art that the various modifications that these embodiment are made, and under the situation that does not break away from spirit of the present invention or category, the General Principle that this paper defines can be applicable to other embodiment.Therefore, do not expect that the present invention is limited to the embodiment that this paper shows, but expect that it meets and the corresponding to full scope of claims, unless explicit state is wherein arranged, otherwise with the singulative reference element and do not mean that " one and only one ", but mean " one or more ".All of the element of various embodiment described in those skilled in the art's this disclosure known or that can know later on are structural clearly to be incorporated herein by reference with functional equivalents, and expectation is contained by claims.In addition, no matter whether clearly stated disclosure in claims, any this type of content disclosed herein is not all expected to publish.There is not the claim key element to explain according to the clause of the 6th section of 35U.S.C. § 112, unless use phrase " be used for ... device " clearly state described key element, or under the situation of claim to a method item, use phrase " be used for ... step " state described key element.
Claims (29)
1. accumulator system, it comprises:
One volatile memory has plurality of banks, and each storehouse has a plurality of row; With
One Memory Controller, it is configured to guide described volatile memory to enter an auto refresh mode, and described Memory Controller is through further being configured to provide a target bank address to described volatile memory;
Wherein said volatile memory is configured to carry out an automatic refresh operation in described auto refresh mode, described automatic refresh operation is to being carried out by an object library of described target bank address identification; And
Wherein when described object library being carried out described automatic refresh operation, the residue storehouse in the described plurality of banks except that described object library can be used for storage access.
2. system according to claim 1, wherein said volatile memory further comprises a plurality of refresh row counter, and each refresh row counter is associated with a corresponding storehouse, and is configured to keep a target row address; And
Wherein said volatile memory through further be configured to use be stored in described refresh row counter that described object library is associated in described target row address described object library is carried out described automatic refresh operation.
3. system according to claim 2, the described target row address that wherein is stored in respectively in described a plurality of refresh row counter is independent of each other.
4. system according to claim 2, wherein said Memory Controller is through further being configured to guide described volatile memory to enter a self-refresh mode;
Wherein said volatile memory through further being configured to and in described self-refresh mode by increasing progressively that described target bank address produces address, current target storehouse circulation through described plurality of banks; And
Wherein during each self refresh operation, described volatile memory is through further being configured to refresh described storehouse by described current target storehouse Address Recognition based on the target row address in the refresh row counter that is stored in described association.
5. system according to claim 1, wherein said volatile memory produces one or more of described object library is refreshed in advance through being configured to further when described object library is idle that in described auto refresh mode described object library is carried out one or more extra automatic refresh operations.
6. system according to claim 5, wherein said volatile memory be through further being configured to when executed to avoid carrying out regular refreshing of being ranked when one or more refresh in advance, and continue its normal running.
7. system according to claim 1, wherein said volatile memory are one among a dynamic RAM (DRAM) or the synchronous DRAM.
8. accumulator system, it comprises:
One volatile memory, it has a storehouse address latch, plurality of banks, a plurality of refresh row counter, and each refresh row counter is associated with a corresponding storehouse and is configured to store a target row address; With
One Memory Controller, it is configured to guide described volatile memory to enter an auto refresh mode, and described Memory Controller is written into a target bank address in the address latch of described storehouse through further being configured to;
Wherein said volatile memory is configured in described auto refresh mode to carry out an automatic refresh operation, described automatic refresh operation be to use be stored in described refresh row counter that described object library is associated in described target row address to by the object library execution of described target bank address identification.
9. system according to claim 8, wherein when described object library being carried out described automatic refresh operation, the residue storehouse in the described plurality of banks except that described object library can be used for storage access.
10. system according to claim 8, the described target row address that wherein is stored in respectively in described a plurality of refresh row counter is independent of each other.
11. system according to claim 8, wherein said Memory Controller is through further being configured to guide described volatile memory to enter a self-refresh mode;
Wherein said volatile memory through further being configured to and in described self-refresh mode by increasing progressively that described storehouse address latch produces address, current target storehouse circulation through described plurality of banks; And
Wherein during each self refresh operation, described volatile memory is through further being configured to refresh described storehouse by described current target storehouse Address Recognition based on the target row address in the refresh row counter that is stored in described association.
12. system according to claim 8, wherein said volatile memory produces one or more of described object library is refreshed in advance through being configured to further when described object library is idle that in described auto refresh mode described object library is carried out one or more extra automatic refresh operations.
13. system according to claim 12, wherein said volatile memory be through further being configured to when executed to avoid carrying out regular refreshing of being ranked when one or more refresh in advance, and continue its normal running.
14. system according to claim 11, wherein in a single day described volatile memory enters described self-refresh mode, and the described target bank address that is stored in the address latch of described storehouse just is illustrated in the last address, storehouse of using in the last automatic refresh operation.
15. system according to claim 8, wherein said volatile memory are one among a dynamic RAM (DRAM) or the synchronous DRAM.
16. an accumulator system, it comprises:
One has the volatile memory of plurality of banks;
Be used to store the latch means of a target bank address;
Be used to each corresponding storehouse to keep the counter device of a target row address; With
Be used for the control device that guides described volatile memory to enter an auto refresh mode and described target bank address is written into described latch means;
Wherein said volatile memory is configured to retrieve described target bank address and carries out an automatic refresh operation in described auto refresh mode from described latch means, described automatic refresh operation is to use the described target row address of described object library that an object library of being discerned by described target bank address is carried out.
17. system according to claim 16, wherein when described object library being carried out described automatic refresh operation, the residue storehouse in the described plurality of banks except that described object library can be used for storage access.
18. system according to claim 16, wherein the described target row address of the described plurality of banks of being kept by described counter device is independent of each other.
19. system according to claim 16, wherein said control device is further used for guiding described volatile memory to enter a self-refresh mode;
Wherein said volatile memory through further being configured to and in described self-refresh mode by increasing progressively that described latch means produces address, current target storehouse circulation through described plurality of banks; And
Wherein during each self refresh operation, described volatile memory refreshes described storehouse by described current target storehouse Address Recognition through further being configured to described target row address based on described storehouse.
20. system according to claim 16, wherein said volatile memory produces one or more of described object library is refreshed in advance through being configured to further when described object library is idle that in described auto refresh mode described object library is carried out one or more extra automatic refresh operations.
21. system according to claim 20, wherein said volatile memory be through further being configured to when executed to avoid carrying out regular refreshing of being ranked when one or more refresh in advance, and continue its normal running.
22. system according to claim 19, wherein in a single day described volatile memory enters described self-refresh mode, and the described target bank address that is stored in the described latch means just is illustrated in the last address, storehouse of using in the last automatic refresh operation.
23. system according to claim 16, wherein said volatile memory are one among a dynamic RAM (DRAM) or the synchronous DRAM.
24. a method that is used to the volatile memory with plurality of banks that memory refress is provided, it comprises:
Keep a target row address in the described plurality of banks each, the described target row address of wherein said plurality of banks is independent of each other;
Be written into a target bank address; With
Guide described volatile memory to enter an auto refresh mode, and use corresponding to the described target row address of described object library an object library of being discerned by described target bank address is carried out an automatic refresh operation.
25. method according to claim 24, wherein when described object library being carried out described automatic refresh operation, the residue storehouse in the described plurality of banks except that described object library can be used for storage access.
26. method according to claim 24, it further comprises:
Guide described volatile memory to enter a self-refresh mode; With
Come the described plurality of banks of circulation process in described self-refresh mode by increasing progressively described target bank address, and during each self refresh operation, refresh carrying out one by the described storehouse of described target bank address identification based on described target row address corresponding to the described storehouse of discerning.
27. method according to claim 24, it further comprises:
If described object library is idle, in described auto refresh mode, described object library is carried out one or more extra automatic refresh operations so and produce one or more of described object library are refreshed in advance.
28. method according to claim 27, it further comprises:
If one or more refresh executed in advance, avoid carrying out regular refreshing of being ranked so, and continue the normal running of described volatile memory.
29. method according to claim 24, wherein said volatile memory are one among a dynamic RAM (DRAM) or the synchronous DRAM.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US57533304P | 2004-05-27 | 2004-05-27 | |
| US60/575,333 | 2004-05-27 | ||
| US10/982,691 | 2004-11-05 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210010859.1A Division CN102543158B (en) | 2004-05-27 | 2005-05-27 | Method and system for providing independent bank refresh for volatile memories |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1977338A true CN1977338A (en) | 2007-06-06 |
Family
ID=38126356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200580021362 Pending CN1977338A (en) | 2004-05-27 | 2005-05-27 | Method and system for providing independent bank refresh for volatile memories |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1977338A (en) |
-
2005
- 2005-05-27 CN CN 200580021362 patent/CN1977338A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102543158B (en) | Method and system for providing independent bank refresh for volatile memories | |
| CN1977340A (en) | Method and system for providing seamless self-refresh for directed bank refresh in volatile memories | |
| CN101740113B (en) | Method and system for providing directed bank refresh for volatile memories | |
| CN101103415B (en) | Method and system for minimizing impact of refresh operations on volatile memory performance | |
| CN102737706A (en) | Method and system for controlling refresh in volatile memories | |
| CN101861571A (en) | System, apparatus, and method for modifying the order of memory accesses | |
| WO2010072507A1 (en) | Power management of a spare dram on a buffered dimm | |
| US6178479B1 (en) | Cycle-skipping DRAM for power saving | |
| CN1856837A (en) | Selective bank refresh | |
| CN106024052A (en) | Memory controller and control method thereof | |
| JPH11505659A (en) | Modular cache memory battery backup system | |
| US9069717B1 (en) | Memory parametric improvements | |
| CN1906698A (en) | Method and circuit configuration for refreshing data in a semiconductor memory | |
| US8095853B2 (en) | Digital memory with fine grain write operation | |
| CN100585732C (en) | Method and system for providing orientation bank refresh for volatile memories | |
| CN1977338A (en) | Method and system for providing independent bank refresh for volatile memories | |
| CN107844263B (en) | Memory system and processor system | |
| Zhang | Improving Data Movement Efficiency in the Memory Systems for Irregular Applications | |
| CN1685440A (en) | Refreshing of multi-port memory in integrated circuits | |
| CN111292782B (en) | Non-volatile random access memory and access method | |
| CN1973333A (en) | Method and system for controlling refresh in volatile memories | |
| CN118351903A (en) | Ferroelectric memory circuit, method and device without write-back process after selective reading | |
| Veras et al. | RAIDR: Retention-aware intelligent dram refresh | |
| US20080080252A1 (en) | Methods of programming a memory cell and memory cell arrangements |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1101934 Country of ref document: HK |
|
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Open date: 20070606 |
|
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1101934 Country of ref document: HK |