CN1971535A - Testing method and system of safety input output automation based on time - Google Patents
Testing method and system of safety input output automation based on time Download PDFInfo
- Publication number
- CN1971535A CN1971535A CN 200510086936 CN200510086936A CN1971535A CN 1971535 A CN1971535 A CN 1971535A CN 200510086936 CN200510086936 CN 200510086936 CN 200510086936 A CN200510086936 A CN 200510086936A CN 1971535 A CN1971535 A CN 1971535A
- Authority
- CN
- China
- Prior art keywords
- time
- test
- transfer
- sign condition
- time delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention presents a real-time testing system and testing method based on the time safe in-out automaton which is a modification of time automaton. The method firstly converts the system model expressed by time safe in-out automaton to stable symbol state transition graph without abstract time delay and lift; the variable transition action sequence which contains time delay and fulfills various structures covering standard is generated statically by the testing method of input/output grade lifting system; at last, the time delay variable is resolved dynamically with introduced time extreme value function and linear constrained-solution method to test. The testing system with the method suits for various black box tests with software system which is restrained by time.
Description
Technical field
The present invention relates to a kind of method of testing of time safety input output automation, also relate to the test macro that utilizes this method of testing to realize, belong to the software testing technology field.
Background technology
Be called real-time system with the system of the interbehavior life period of running environment constraint.For a lot of real-time systems, the functional mistake of system or all can produce catastrophic consequence to the skew of time-constrain.In order to improve the quality of real-time system, generally adopt the method for checking or test, wherein, test is the unique method that can check the real-time system dynamic behaviour in the time of running.Since the seventies, the researchist is just based on irrelevant formal model of various times, as limited state machine, extended finite state machine, label transfer system or the like, many method for generating test case have been proposed, some method wherein, as: U-method, D-method, W-method and Wp-method, obtained using comparatively widely, but these class methods can't be described the time-constrain in the real-time system in fields such as communication protocol, hardware circuit design.Since the mid-90, along with sequential logic (Temporal Logic, TL), time automat (Timed Automata, TA), time label migratory system (Timed labeled Transition System, TLTS) equal time correlation form model theory is progressively ripe, and people's formal model that how to utilize time correlation that begins one's study comes real-time system is tested.Yet because real-time system has been introduced time dimension, its state space is unlimited in theory; In addition, the time-constrain in the system has also increased the difficulty of analytic system probable behavior, and all test has brought great difficulty to real-time system for these.
Current, have some real-time system method of testings at first with the real-time system model conversion for not containing the time-constrain system model, to eliminate the influence that time-constrain causes the system action analysis, service time, irrelevant method of testing was tested then.Yet these methods are in order to realize the conversion of time model to non-time model, and the time descriptive power to model limits mostly; In addition, although the status number of the time independence model that conversion generates is limited, but still quite huge, also need further simplification.
In addition, in order to reduce the difficulty that state space explodes and brings when generating to test case, had some system's abbreviation schemes, their adopt various (intensity is different) time abstraction method to come system is simplified.These method basic thoughts all are that a position and a time domain in the time automat are constituted a sign condition together to generate Finite State Model, wherein are typically territory figure (Region Graph) and district figure (Zone Graph) the most.But, district figure also is not suitable for test, its main cause is that the sign condition of Qu Tuzhong does not have stable attribute, might not be feasible according to the sign condition metastasis sequence that district figure generates, this makes the method that adopts this method to generate test case often can only be used for the test macro attribute relevant with the state accessibility.Though the sign condition figure that territory figure generates satisfies stability, the sign condition number that this method generates can carry out exponential increase along with the size of clock number in the time automat and time-constrain constant.Utilize classical sign condition method for splitting can obtain the simplest stable sign condition transition diagram (Minimal StableTransition Graph of Symbol State, MSTGSS).Although for the state approachability analysis, the sign condition transition diagram that this method generates is the simplest stable, for test, still exists redundant abstract time delay to shift in the transition diagram that this method generated; In addition, the execution efficient of this method also haves much room for improvement.
Because restriction and state simplifying method imperfection to the time descriptive power, present implementation systems test instrument based on the time automat, as COSPAN, KRONOS, UPPAAL etc., ubiquity test is insufficient, test execution speed slow, be difficult to use in the defectives such as test of complication system.
Summary of the invention
Because time variable can be got real number value in the time safety input output automation, so even also can there be infinite a plurality of state in a very simple time safety input output automation model; In addition, the action of time safety input output automation contains clock constraint condition in shifting, and has only to move to shift when clock constraint condition satisfies and just can carry out.This state space blast and clock constraint condition have caused great difficulty to the influence of behavior in the model to test, need time safety input output automation model conversion for being fit to the model of test more for this reason.
At the problems referred to above, the object of the present invention is to provide a kind of based on time safety input output automation (TimedSafety Input/Output Automata, abbreviation TSIOA) method of testing, this method of testing makes full use of TSIOA and describes the simple and powerful characteristics of descriptive power of mechanism, by increasing preprocessing process and adopted more succinct method improvements such as sign condition fractionation operator the sign condition method for splitting, and from the simplest stable sign condition transition diagram that is generated, removed with the irrelevant abstract time delay of test and shifted, thereby obtain more simply not containing abstract time transfer and stablize sign condition transition diagram (Untimed Stable Transition Graph of Symbol State is called for short USTGSS); That utilizes USTGSS to generate successively to satisfy various structure coverage criterias then contains time delay variable transfer action sequence and time test use-case, thereby the state space of effectively avoiding causing because of the introducing time explodes, and the various transfer mistakes and the timing error that exist in the effectively discovery system.
For realizing above-mentioned goal of the invention, the method for testing based on the time safety input output automation provided by the present invention may further comprise the steps, as shown in Figure 1:
(1) set up the formal model of system under test (SUT): employed modeling tool is the time safety input output automation, time safety input output automation model description the transfer relationship and the various time-constrain of system under test (SUT).
(2) abbreviation formal model: the formal model to system under test (SUT) carries out abbreviation, adopt improved sign condition to split algorithm and constantly recursively carry out the sign condition fractionation, until the sign condition set that obtains to satisfy stability, that is, contain the simplest stable sign condition figure of abstract time transfer.Detailed process is: at first create initial sign condition set according to position in the model and position time corresponding invariant; Split according to the time domain of each position self with from the constraint condition of the transfer of its afterwards; Then from the initial symbol state, come the ergodic state collection according to transfer relationship, judge with fractured operation whether it satisfies stability to a sign condition facility whenever, if do not satisfy before would dating back to this sign condition tight sign condition rejudge its stability, constantly recursively carry out sign condition and split, until the sign condition set that obtains to satisfy stability.
(3) shift to remove the abstract time: (MSTGSS carries out abbreviation to containing the simplest stable sign condition figure that the abstract time shifts, adopt the abstract time to remove algorithm, abstract time shifted from constitutional diagram, remove, thereby do not contained the simplest stable sign condition figure that the abstract time shifts.
Shift except containing action among the MSTGSS, also contain abstract time delay and shift.Abstract time delay shifts expression and has passed through a time delay, but can not determine concrete time quantum.In fact, shift for each action among the sign condition figure, all exist corresponding time delay to shift and be positioned at before the action transfer, shift but only described those time delays that can cause the accessibility of sign condition to change among the MSTGSS, those time delays that can not cause the sign condition accessibility to change shift and then lie in the sign condition.This differentiation that time delay is shifted is significant for the sign condition approachability analysis, but, owing to can only observe the moment that input, output action and the action of system under test (SUT) take place in the measuring executing process, and and do not know that the accessibility whether time delay shifts sign condition in the transition diagram has produced influence; Testing needed in addition is that concrete action takes place constantly, and is not abstract time delay, so this differentiation is useless for test.For this reason, if the purpose in order to test can shift the abstract time delay among the MSTGSS and remove, thereby transition diagram is further simplified.Having removed in the transition diagram that obtains after abstract time delay shifts all has an implicit time delay to shift before each action transfer, come the express time retardation so can in transition diagram, increase a time variable before each transfer action, and this time variable and action transfer are merged into new transfer label.
(4) generate the transfer action sequence: generate the executable transfer action sequence that contains the time delay variable according to the simplest stable sign condition figure that does not contain abstract time transfer, all contain a time delay variable between per two transfer action in the transfer action sequence.
(5) carry out the transfer action sequence, adopt the dynamic constrained method for solving, find the solution the value of time delay variable in the transfer action sequence, specific practice is: at first set up linear constraint system according to the transfer action sequence, find the solution current continuous input action time delay variable before then, and carry out test according to the result who tries to achieve, be finished up to the transfer action sequence.
(6) report test result.
Another object of the present invention is to provide a kind of and the corresponding test macro based on the time safety input output automation of said method, and described system realizes by computer software.
As shown in Figure 2, the test macro based on the time safety input output automation comprises system modelling device, model conversion device, transfer action maker, test case generation and actuator, test execution interface.
Wherein, the system modelling device carries out modeling according to the system under test (SUT) stipulations to whole system under test (SUT), and employed modeling tool is time safety input output automation (TSIOA), and test macro is mainly tested system under test (SUT) based on the TSIOA model.
Described model conversion device shifts the removal module by time automat abbreviation module and time and constitutes, and is used for the TSIOA model that is generated by the system modelling device is carried out abbreviation.At first utilize time automat abbreviation module that TSIOA model abbreviation is the simplest stable sign condition transition diagram (MSTGSS), utilize the time to shift the removal module then and continue MSTGSS is carried out abbreviation, output does not contain the stable sign condition transition diagram (USTGSS) of abstract time delay migration.
Described transfer action maker is according to the USTGSS of model conversion device output, utilize the described method of step in the above-mentioned method of testing (4), generate the feasible transfer action sequence that contains the time delay variable, wherein, all contain a time delay variable, the migration of express time between per two transfer action in the transfer action sequence.
Described test case generates and actuator dynamic solution and carry out time delay variable in the transfer action sequence that described transfer action maker generates, thus the time test use-case of acquisition system, and carry out test by the test execution interface.Contain linear restriction in generation of time test use-case and the actuator and find the solution module, use-case generation module and use-case execution module, wherein, linear restriction is found the solution module and is used to find the solution time delay, and this module can be found the solution the value of the time delay variable that satisfies time-constrain with polynomial time.In order to obtain better error detection capability, module various time-constrains of taking into account system not only when finding the solution the time delay variable itself are found the solution in described linear restriction, have also introduced the time extremal function, thereby have realized various time delay strategies.Utilize linear restriction to find the solution module and find the solution time delay variable in the transfer action sequence, the use-case generation module just can obtain test case, and simultaneously, the use-case execution module also can be carried out resulting test case by the test execution interface.
Described time extremal function is meant the extreme value of the linear representation of the various timer that uses in the TSIOA model, comprises maximum value and minimal value, and their combined situation.
Described time delay strategy mainly is meant the extreme value of various time delays, comprising: the transfer action sequence is the longest, the shortest time delay, time delay variable maximum, minimum value, the extreme value combination of time delay variable etc.
Described test execution interface is realized being connected between described test manager and the described test case actuator, input transfer action all in the test case all send to system under test (SUT) by the test execution interface, simultaneously, test macro also receives the output transfer action of all systems under test (SUT) by the test execution interface.
Method of testing and test macro that the present invention realized based on the time safety input output automation, can be with transfer action in the time test use-case and time delay separate processes, wherein the former utilizes irrelevant static test of time to obtain on the simplest stable sign condition figure basis that does not contain abstract time transfer, and the latter obtains by setting up linear constraint system and introducing time extremal function dynamic solution in test process.Utilize this method to generate the test case set of satisfying various structures coverings and time delay extreme value coverage criteria easily, be applicable to various Black-box Testings with time-constrain software systems according to the model of system.
Description of drawings
Fig. 1 is based on the method for testing process flow diagram of time input output automation model;
Fig. 2 is based on the test system structure synoptic diagram of time input output automation model;
Fig. 3 is a time safety input output automation model synoptic diagram among the embodiment;
Fig. 4 is the sign condition set that the model among Fig. 3 obtains through pre-service;
Fig. 5 is the simplest stable sign condition transition diagram G that obtains after Fig. 4 splits through sign condition;
Fig. 6 is that Fig. 5 has removed the simplest stable sign condition transition diagram that does not contain the abstract time that obtains after the abstract time transfer.
Embodiment
Below in conjunction with accompanying drawing method of testing and the system thereof based on time input output automation model provided by the present invention is further described, but is not construed as limiting the invention.
Embodiment one: based on the method for testing of time input output automation model:
(1) adopt the time safety input output automation to set up the formal model of system under test (SUT), this model as shown in Figure 3, this model initial position is I
0, clock x and y are 0, along with the variation of time, when x greater than 1 the time, system just can accept to move a, and transfers to position I
1, in transfer process, clock y is reset to 0; Equally, be positioned at I when system
1, clock x less than 3 and y greater than 1 o'clock, system can fail action c, and transfers to position I
3On.Position I among this figure
0With position I
1A time invariant restriction is arranged respectively, and expression has only x less than 2, and system just can be positioned at I
0, have only when y smaller or equal to 2, system just can be positioned at I
1
(2) time input output automation model shown in Figure 3 is carried out abbreviation, obtain containing the simplest stable sign condition figure of abstract time transfer.In the present embodiment, this step realizes that by a kind of improved sign condition method for splitting concrete algorithm is achieved as follows:
| (1) ReachPartition(A){ (2) let?W:＝，ρ:＝； (3) for?every?l∈A.L.do (4) W:＝W{＜Lim(l)＞} od (5) for?every?s i∈W?do (6) ρ:＝ρ?split(s i，{e.gnard|e.source＝s i.locatill}) od (7) let?α:＝{[s 0]}，σ:＝； (8) while?α≠σ?do (9) choose?Xin?ασ； (10) let?α′:＝split(X，ρ)； (11) if?α′:＝{X}then (12) σ:＝σ∪{X}；α:＝α∪post ρ(X)； else (13) α:＝α{X}； (14) ifY∈α′such?that?s 0∈Y?then?α:＝α∪{Y}；fi (15) σ:＝σpre ρ(X)； (16) ρ:＝(ρ{X})∪α′： fi od (17)return?α；} |
Wherein, parameter A is represented a time input output automation (TSIOA) model, and ρ represents the current sign state set, and α represents the reachable symbol state set, and σ represents sign condition set stable in the current α set.The 3-6 step in this algorithm is a preprocessing process, wherein the 3rd, 4 steps constituted initial sign condition set W with each position and its time invariant of a TSIOA model A, and the 5th, 6 steps split the condition of each sign condition among the W according to transfer corresponding with it among the A.Since the 8th step, concentrate sign condition to split to sign condition, if a reachable symbol state X has been stable, the 12nd step was added to σ with X and with it among all tight back sign conditions adding σ so; Otherwise X is shifted out stable sign condition set α, is empty for fear of α, and the 14th step was judged the split result of X, and if there is the sign condition Y that contains original state, then it joined α; 15th, 16 steps were shifted out σ with the tight preceding sign condition of X respectively, and upgraded current sign state set ρ according to split result.The sign condition set that the split fractured operation obtains in the 10th step is the simplest stable, so the sign condition that finally obtains set is the simplest stable.
In the present embodiment, with time input output automation model shown in Figure 3 is the parameter call aforementioned algorithm, preprocessing process through algorithm can obtain the sign condition set through the pre-service acquisition as shown in Figure 4, comprise 11 sign conditions among this figure, wherein the positional information in each sign condition has represented that this sign condition is which state from automatic input output automation model of time splits through pre-service and obtains.After increasing transfer relationship on the output result's of the algorithm shown in Figure 3 basis, obtained the transition diagram G that obtains after process sign condition shown in Figure 5 splits, this figure has comprised 10 sign condition figure, shift among each sign condition figure and all satisfy stability requirement, in addition except action is shifted, this figure also contains abstract time transfer τ, represents a uncertain time transfer of time span.This transition diagram shown in Figure 5 is called the simplest stable sign condition transition diagram (MSTGSS), and it is that { v0} represents sign condition set in the transition diagram respectively to a tlv triple, shifts set and initial symbol state for V, E.
(3) the simplest stable sign condition figure that contains abstract time transfer is carried out abbreviation, do not contained the simplest stable sign condition figure of abstract time transfer.
In the present embodiment, the concrete algorithm that adopts of this step is as follows:
| (1) TimeTransitionRemove(G){ (2) let?ET＝{e|e∈G.E?∧e.act＝τ}； (3) while?ET≠?do (4) choose?X?from?ET (5) let?TT＝{e|e.source＝X.target}； (6) if?TT≠then (7) for?every?tt∈TT?do (8) if{X.soruce，tt.action，tt.target}G.E?then (9) G.E:＝G.E∪{X.source，tt.action∈，tt.target}； fi od fi (10) G.E:＝G.E{X}； od (11) while?SV＝{v|v∈G.V，e∈G.E，e.target＝v}{G.v 0}≠do (12) for?every?vin?SV?do (13) G.E:＝G.E{e|e.source＝v}，G.V:＝G.V(v}； od od (14) let?i:＝1； (15) for?every?e∈G.E?do (16) e.action:＝t i·e.action，i++； od (17) return?G；} |
Its main thought is the abstract time delay in the transition diagram to be shifted with the action of closelying follow thereafter shift merging, the transfer that merges is only shifted with action and is represented, thereby abstract time delay transfer and those are used for representing that the sign condition of this transfer removes from transition diagram.Wherein, the 3rd to 10 step of method is used for abstract time delay transfer is removed from G: the 11st to 13 step of method is used for deleting those and causes in inaccessible sign condition of sign condition figure and associated transitions owing to having removed the transfer of demonstration time delay; The the 14th to 16 step of method increases a variable ti who is used for the express time migration before each transfer action in sign condition figure.
With MSTGSS G shown in Figure 5 as input, call aforementioned algorithm and obtain as shown in Figure 6 sign condition transition diagram G ', this figure is by shifting the abstract time among Fig. 5 and only be used to represent after sign condition that the abstract time shifts removing, only comprise 6 sign conditions, wherein each transfer all is that action is shifted; Time delay in order to represent to move before shifting has increased a time delay variable before each transfer action among Fig. 6 in addition.This transition diagram shown in Figure 6 is called the stable sign condition transition diagram (USTGSS) that does not contain abstract time transfer.USTGSS variable service time unifies to represent abstract time delay among the MSTGSS and implicit time delay, is a kind of more succinct expression to MSTGSS.
(4) generate the executable transfer action sequence that contains the time delay variable according to the simplest stable sign condition figure that does not contain abstract time transfer;
Shifting label among the USTGSS is to be made of a time variable and a transfer action, because USTGSS has stability, so the transfer action sequence that generates is necessarily feasible, if do not consider time factor, just the method for testing that can have nothing to do service time generates the transfer action sequence.Because do not comprise definite temporal information among the USTGSS, thus the action sequence that generates can't directly carry out, so can only use static method to generate the transfer action sequence.In the generative process of transfer action sequence, can consider various structure coverage criterias, cover, shift covering and path covering or the like as state.In addition, too much for fear of the action sequence that generates, when generating test case, can also introduce test purpose, thereby only certain part or the particular community of system be tested.
(5) carry out the transfer action sequence, and find the solution the value of time delay variable in the transfer action sequence, the rise time test case.
In the present embodiment, the concrete implementation of transfer action sequence σ is:
| (1) RealExecute(G′，σ){ (2) construct?a?set?CON?of?time?constraints?according?to?σ?and?G′； (3) let?k:＝0，l:＝len(σ)； (4) while?k′sat，k＜k′≤l∧σ[k′]，second∈∑°∧σ[i]，second∈∑ i，k＜i＜k′do (5) if?k′-k＞1?do (6) calculate?every?σ[i]，first?sat，corresponding?constraints?in?CON，k＜i＜k′； (7) let?i:＝k+1； (8) while?i＜k′do (9) after?time?σ[i]，first?then?execute?σ[i]，second；i++； od fi (10) let?timer?t:＝0，start(t)； (11) calculate?possible?value?field?D?of?σ[k′]，first?according?to?CON. (12) while?true?do (13) if?t?Current?Value＞Max(D)then?return?false，fi (14) if?not?receive?any?action?then?contimte；fi (15) if?receives?action?α≠σ[k′]，second?then?return?false； (16) else?if?t.Current?Value＜Min(D)then?return?false； (17) else?goto(15)；fi fi od (18) let?t k′＝t.Current?Value，k:＝k′ od (19)return?true；} |
Wherein, the 2nd step was at first set up a linear constraint system CON according to sign condition transfer system G and transfer action sequence σ; Because the time of system's output action is uncontrollable, thereby 4-6 step when utilizing the linear restriction method for solving to find the solution time variable, only to next output action before the time delay before all input actions find the solution; The 7-9 step is carried out corresponding input action according to the time delay of being tried to achieve; The output action that the 10-17 step is handled the system under test (SUT) expectation if output action is not desired or the stand-by period is not satisfied constrained, then returns false, otherwise continues to carry out.
Because test macro only has limited observation to system under test (SUT), if there is not output action after the input action, can't judge so just whether this input action is correctly carried out, last output action just returns among the σ so only carry out in the above-mentioned implementation.
Wherein, the 6th step when adopting the linear restriction method for solving to find the solution the time delay variate-value, satisfy time-constrain the time delay variable separate real number set often, must consider therefore how therefrom test is carried out in suitable the separating of selection.Here our strategy is that the extreme value of select time lagged variable is carried out test, so that the mistake that exists in the detection system more effectively.Ask that the extreme value of lagged variable carries out the transfer action sequence in order can to select the time, we introduce extremal function fun in method.Consider the ability of linear restriction method for solving, fun can be the linear function that related time variable constitutes in the 6th step in the above-mentioned implementation.When finding the solution the time delay variable,, also must allow function f un get greatly or minimal value except satisfying corresponding time constraint condition in the system in the 6th step of above-mentioned implementation.In the actual measuring executing process, the user can select corresponding extremal function according to different test purposes.For example, in order to test the longest (weak point) time implementation of a transfer action sequence, extremal function can be defined as all related time variable sums.
(6) report test execution result.
Embodiment two: based on the test macro of time input output automation model
According to the method described in the foregoing description one, be used to realize this method software systems composition as shown in Figure 2, this system comprises: the system modelling device is used for realizing the step (1) of embodiment one; The model conversion device, it comprises time automat abbreviation module and time transfer removal module, is respectively applied for performing step (2) and (3); The transfer action maker is used for performing step (4), and test case generates and actuator, is used for performing step (5), and it comprises that linear restriction finds the solution module, test case generation module and test case execution module; The test execution interface, be used to realize being connected between described test case generation and actuator and the test manager, input transfer action all in the test case all send to system under test (SUT) by the test execution interface, simultaneously, test macro also receives the output transfer action of all systems under test (SUT) by the test execution interface.
More than to of the present invention based on the time safety input output automation method of testing and have been described in detail, but obvious specific implementation form of the present invention is not limited thereto.For the those skilled in the art in present technique field, the various conspicuous change of under the situation of spirit that does not deviate from the method for the invention and claim scope it being carried out is all within protection scope of the present invention.
Claims (10)
1. the method for testing based on the time safety input output automation comprises the steps:
(1) adopt the time safety input output automation to set up the formal model of system under test (SUT);
(2) formal model to system under test (SUT) carries out abbreviation, obtains containing the simplest stable sign condition figure of abstract time transfer;
(3) the simplest stable sign condition figure that contains abstract time transfer is carried out abbreviation, do not contained the simplest stable sign condition figure of abstract time transfer;
(4) generate the executable transfer action sequence that contains the time delay variable according to the simplest stable sign condition figure that does not contain abstract time transfer;
(5) carry out the transfer action sequence, and find the solution the value of time delay variable in the transfer action sequence, the rise time test case.
2. method of testing as claimed in claim 1 is characterized in that, described step (2) comprising:
1) creates initial sign condition set according to position in the model and position time corresponding invariant;
2) split according to the time domain of each position self with from the constraint condition of the transfer of its;
3) then from the initial symbol state, travel through described state set according to transfer relationship, judge with fractured operation whether it satisfies stability to a sign condition facility whenever, if do not satisfy before would dating back to this sign condition tight sign condition rejudge its stability, constantly recursively carry out sign condition and split, until the sign condition set that obtains to satisfy stability.
3. method of testing as claimed in claim 1 is characterized in that, described step (3) comprising:
1) abstract time transfer and adjacent action transfer are merged;
2) the inaccessible symbol state is removed from transition diagram.
4. method of testing as claimed in claim 1, it is characterized in that, the value of finding the solution the time delay variable in the described step (5) adopts constraint solving method, at first set up linear constraint system according to the transfer action sequence, introduce the time extremal function then, find the solution current continuous input action time delay variable before, and carry out test, be finished up to the transfer action sequence according to the result who tries to achieve.
5. method of testing as claimed in claim 4, it is characterized in that described time extremal function is specified by the user, its form is the extreme value of the linear representation of various timer in the time safety input output automation model, comprise maximum value and minimal value, and their combined situation.
6. the test macro based on the time safety input output automation is characterized in that, comprising:
The system modelling device is used for system under test (SUT) is carried out modeling, rise time safety input output automation model;
The model conversion device is used for described model is carried out abbreviation, and output does not contain the stable sign condition transition diagram of abstract time delay migration;
The transfer action maker is used for generating the executable transfer action sequence that contains the time delay variable according to described stable sign condition transition diagram;
The time test use-case generates and actuator, is used for finding the solution the time delay of described sign condition transition diagram, and then obtains test case;
The test execution interface is used to realize being connected between described test manager and the described test case actuator.
7. system as claimed in claim 6 is characterized in that, described model conversion device comprises:
Time automat abbreviation module is used for time safety input output automation model abbreviation is become to contain the simplest stable sign condition figure that the abstract time shifts;
Time shift to be removed module, is used for containing the further abbreviation of the simplest stable sign condition figure that the abstract time shifts and becomes not contain the simplest stable sign condition figure that the abstract time shifts.
8. test macro as claimed in claim 6, it is characterized in that, contain linear restriction in described time test use-case generation and the actuator and find the solution module, use-case generation module and use-case execution module, wherein, linear restriction is found the solution module and is used to find the solution time delay, and the use-case generation module can obtain test case according to the value of the time delay variable of being tried to achieve.
9. test macro as claimed in claim 8 is characterized in that, module not only satisfies system itself when finding the solution the time delay variable various time-constrains are found the solution in described linear restriction, has also introduced the time extremal function and has realized various time delay strategies.
10. test macro as claimed in claim 9 is characterized in that described time extremal function comprises the extreme value of the linear representation of the various timer that uses in the model, comprises maximum value and minimal value, and their combined situation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100869361A CN100378681C (en) | 2005-11-21 | 2005-11-21 | Testing method and system of safety input output automation based on time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100869361A CN100378681C (en) | 2005-11-21 | 2005-11-21 | Testing method and system of safety input output automation based on time |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1971535A true CN1971535A (en) | 2007-05-30 |
| CN100378681C CN100378681C (en) | 2008-04-02 |
Family
ID=38112368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100869361A Expired - Fee Related CN100378681C (en) | 2005-11-21 | 2005-11-21 | Testing method and system of safety input output automation based on time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100378681C (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101866315A (en) * | 2010-06-11 | 2010-10-20 | 中国科学院计算技术研究所 | Test method and system of software development tool |
| CN104050079A (en) * | 2014-05-27 | 2014-09-17 | 浪潮电子信息产业股份有限公司 | Real-time system testing method based on time automata |
| GB2522483A (en) * | 2014-03-07 | 2015-07-29 | Testplant Ltd | Method and system for entering information |
| US9501388B2 (en) | 2014-03-07 | 2016-11-22 | TestPlant Europe Limited | Method and system for creating reference data |
| CN102981938B (en) * | 2012-11-15 | 2017-10-31 | 百度国际科技（深圳）有限公司 | Input method method of testing, the method and electronic installation for generating test case |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10164495A1 (en) * | 2001-12-28 | 2003-07-17 | Siemens Ag | Fault-tolerant automation system |
| DE10219916A1 (en) * | 2002-05-03 | 2003-12-04 | Infineon Technologies Ag | Test arrangement with automatic test machine and integrated circuit as well as method for determining the time behavior of an integrated circuit |
-
2005
- 2005-11-21 CN CNB2005100869361A patent/CN100378681C/en not_active Expired - Fee Related
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101866315A (en) * | 2010-06-11 | 2010-10-20 | 中国科学院计算技术研究所 | Test method and system of software development tool |
| CN101866315B (en) * | 2010-06-11 | 2013-01-02 | 中国科学院计算技术研究所 | Test method and system of software development tool |
| CN102981938B (en) * | 2012-11-15 | 2017-10-31 | 百度国际科技（深圳）有限公司 | Input method method of testing, the method and electronic installation for generating test case |
| GB2522483A (en) * | 2014-03-07 | 2015-07-29 | Testplant Ltd | Method and system for entering information |
| GB2522483B (en) * | 2014-03-07 | 2015-12-09 | Testplant Ltd | Method and system for entering time information into an automated software test |
| US9471472B2 (en) | 2014-03-07 | 2016-10-18 | TestPlant Europe Limited | Method and system for entering information |
| US9501388B2 (en) | 2014-03-07 | 2016-11-22 | TestPlant Europe Limited | Method and system for creating reference data |
| CN104050079A (en) * | 2014-05-27 | 2014-09-17 | 浪潮电子信息产业股份有限公司 | Real-time system testing method based on time automata |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100378681C (en) | 2008-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Cook et al. | Discovering models of behavior for concurrent workflows | |
| CN100378681C (en) | Testing method and system of safety input output automation based on time | |
| CN105868116A (en) | Semantic mutation operator based test case generation and optimization method | |
| CN112257366B (en) | CNF generation method and system for equivalence verification | |
| CN109740122A (en) | The conversion method and device of mind map use-case file | |
| Tahvili et al. | Functional dependency detection for integration test cases | |
| TW387076B (en) | Method of extracting timing characteristics of transistor circuits, storage medium storing timing characteristic library, LSI designing method and gate extraction method | |
| CN103207906A (en) | Method for delivering search results and search engine | |
| CN105468703B (en) | A kind of reason retroactive method | |
| Su et al. | Diagnosability of Discrete-Event Systems with Uncertain Observations. | |
| US8266573B2 (en) | Method and system for test point insertion | |
| CN105279600B (en) | Mark in Working procedure management system extends adding method | |
| CN105022692A (en) | Deadlock detection verification method | |
| Reinsalu et al. | Fast RTL fault simulation using decision diagrams and bitwise set operations | |
| CN107844678B (en) | Spice simulation method containing IP/Memory time sequence path | |
| JP2007249826A (en) | Test item generation device | |
| US7093224B2 (en) | Model-based logic design | |
| Bose et al. | Logic systems for path delay test generation | |
| Cohen et al. | Utilizing timed petri nets to guide data-driven fault diagnosis of PLC-timed event systems | |
| Takahashi et al. | A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits | |
| Chardigny et al. | Quality-driven extraction of a component-based architecture from an object-oriented system | |
| CN101789035A (en) | Performing logic optimization and state-space reduction for hybrid verification | |
| CN103530479A (en) | Partial testability design system and method for electronic design interchange format (EDIF) netlist-class circuits and based on Perl | |
| Farreres et al. | Towards binding spanish senses to wordnet senses through taxonomy alignment | |
| Volovoi | Building business cases for risk and reliability technologies |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080402 Termination date: 20141121 |
|
| EXPY | Termination of patent right or utility model |