CN1951084B - High data rate interface with improved chain circuit synchrony - Google Patents

High data rate interface with improved chain circuit synchrony Download PDF

Info

Publication number
CN1951084B
CN1951084B CN2005800147541A CN200580014754A CN1951084B CN 1951084 B CN1951084 B CN 1951084B CN 2005800147541 A CN2005800147541 A CN 2005800147541A CN 200580014754 A CN200580014754 A CN 200580014754A CN 1951084 B CN1951084 B CN 1951084B
Authority
CN
China
Prior art keywords
packet
client
data
host
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2005800147541A
Other languages
Chinese (zh)
Other versions
CN1951084A (en
Inventor
乔恩·詹姆斯·安德森
布赖恩·斯蒂尔
乔治·A·威利
沙尚克·谢卡尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority claimed from PCT/US2005/008073 external-priority patent/WO2005088939A1/en
Publication of CN1951084A publication Critical patent/CN1951084A/en
Application granted granted Critical
Publication of CN1951084B publication Critical patent/CN1951084B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Communication Control (AREA)

Abstract

A data interface for transferring digital data between a host and a client over a communication path using packet structures linked together to form a communication protocol for communicating a pre-selected set of digital control and presentation data. The signal protocol is used by link controllers configured to generate, transmit, and receive packets forming the communications protocol, and to form digital data into one or more types of data packets, with at least one residing in the host device and being coupled to the client through the communications path. The interface provides a cost-effective, low power, bi-directional, high-speed data transfer mechanism over a short-range 'serial' type data link, which lends itself to implementation with miniature connectors and thin flexible cables which are especially useful in connecting display elements such as wearable micro-displays to portable computers and wireless communication devices.

Description

Link synchronization with improved high data rate interface
According 35U.S.C § 119 priority claim
This patent application claims the March 10, 2004 submission, titled "SwitchableThreshold Differential Interface" Provisional Application No. 60/552176, and on March 17, 2004 submission, titled "Switchable Threshold Differential Interface" Provisional Application 60 / 554 309 priority application are both assigned to the assignee of the present invention, there is to be explicitly incorporated herein by reference.
Technology
In this disclosure, the present embodiment of the invention relates to the host device and the client devices with a high data rate signal transmission or a digital signal transmission signal protocol, process, and apparatus including integrated circuits and components . More particularly, the present disclosure relates to a technique that has an internal and an external device using a low power applications, high data rate transmission mechanism, the multimedia and other types of digital signals transmitted from a host or controller device to a client machine equipment in order presented or displayed to the end user.
BACKGROUND
In recent years, computers, electronic game related products, and various video technologies (for example DVD, and HD-VCR) to obtain a significant progress, enabling the end user of such devices increasing resolution still, video, video demand and graphic images, and even include some type of text. These advances in turn require the use of higher resolution electronic viewing devices such as high definition video monitors, HDTV monitor or dedicated image projection element. For example, the type of sound reproduction of the CD, DVD, and also has other associated audio signal output device, the visible image with a high resolution such or combined with high quality audio data, so as to produce a more realistic end user, richer or more real multimedia experience. In addition, have been developed, such as MP3 players like the high mobility, high-quality sound system and music transfer mechanisms to render pure audio to end users. This has led to the TV from the computer or phone in this typical users of commercial electronic equipment, high-quality or top-quality output increasing and more and more customary and expected output of high-quality or high-quality....
In a typical video presentation scenario, involving electronic products, video data is generally used in current technology to tens of kilobits per second on the magnitude of the rate of transmission, this rate is appropriately referred to as slow or medium speed. Then, the data cache, or stored in a temporary or long-term memory devices, in order at a desired viewing device for delay (later) broadcast. For example, you can use a modem, or reside in other type of Internet connection device on the computer program, "pass" or using the Internet to send images, can be used to receive or send to the performance data of the image digitally. Equipped with a wireless modem, such as portable computers, wireless personal digital assistant (PDA) or wireless telephones wireless devices can be performed a similar transfer....
Once the data is received, the data is stored locally in a memory element, a circuit or device, such as stored in the RAM or flash memory, but also stored in the internal or external storage devices such as small size hard drives, for playback . According to the amount of data and image resolution, playback can quickly start or a long delay before rendering playback. That is, in some cases, large amounts of data that do not require use of a cache or a small image or a low resolution image, the image presented to allow a certain degree of real-time playback, so that after a small delay, some of the contents revealed, and more content is still in the process of transmission. Assuming any transmission link is interrupted or not from the relative transmission channel being used for the interference of other systems or users, then once rendered start viewing device for the transmission of the end user is appropriate (reasonably) Transparent . Naturally, when multiple users share a communication path (for example, a wired Internet connection), the transmission may be interrupted, or slower than expected....
Once the data is received, the data is stored locally in a memory element, a circuit or device, such as stored in the RAM or flash memory, but also stored in the internal or external storage devices such as small size hard drives, for playback . According to the amount of data and image resolution, playback can quickly start or a long delay before rendering playback. That is, in some cases, large amounts of data that do not require use of a cache or a small image or a low resolution image, the image presented to allow a certain degree of real-time playback, so that after a small delay, some of the contents revealed, and more content is still in the process of transmission. Assuming any transmission link is interrupted or not from the relative transmission channel being used for the interference of other systems or users, then once rendered start viewing device for the transmission of the end user is appropriate (reasonably) Transparent . Naturally, when multiple users share a communication path (for example, a wired Internet connection), the transmission may be interrupted, or slower than expected....
Once the data transmitted to the receiver such as a computer or other device or the like of the "local" device, wherein the computer includes a storage mechanism such as memory, or magnetic or optical storage elements, the information obtained will be decompressed (or a special decoder playback to play), if necessary, decode, and based on the corresponding available presentation resolution and control elements of an appropriate rendering ready. For example, a pixel screen resolution of X × Y represents a typical computer video resolution is usually low to 480 × 640 pixels to 600 × 800 and then to 1024 × 1024, of course, as required or desired, may also have various other generally differentiate rate.
% E5% B0% B1% E6% 9F% 90% E4% BA% 9B% E9% A2% 84% E5% AE% 9A% E8% 89% B2% E5% BD% A9% E7% AD% 89% E7 % BA% A7% E6% 88% 96% E8% 80% 85% E8% 89% B2% E5% BD% A9% E6% B5% 93% E5% BA% A6 (% E7% 94% A8% E4% BA% 8E% E7% 94% 9F% E6% 88% 90% E9% A2% 9C% E8% 89% B2% E7% 9A% 84% E6% AF% 8F% E4% B8% 80% E5% 83% 8F% E7% B4% A0% E7% 9A% 84% E4% BD% 8D)% E5% 92% 8C% E5% BC% BA% E5% BA% A6% E4% BB% A5% E5% 8F% 8A % E6% 89% 80% E9% 87% 87% E7% 94% A8% E7% 9A% 84% E4% BB% BB% E4% BD% 95% E9% A2% 9D% E5% A4% 96% E5 % BC% 80% E9% 94% 80% E4% BD% 8D% E8% 80% 8C% E8% A8% 80% EF% BC% 8C% E5% 9B% BE% E5% 83% 8F% E5% 91 % 88% E7% 8E% B0% E8% BF% 98% E5% 8F% 97% E5% 9B% BE% E5% 83% 8F% E5% 86% 85% E5% AE% B9% E5% 92% 8C % E7% BB% 99% E5% AE% 9A% E8% A7% 86% E9% A2% 91% E6% 8E% A7% E5% 88% B6% E5% 99% A8% E6% 93% 8D% E7 % BA% B5% E5% 9B% BE% E5% 83% 8F% E7% 9A% 84% E8% 83% BD% E5% 8A% 9B% E7% 9A% 84% E5% BD% B1% E5% 93 % 8D% E3% 80% 82% E4% BE% 8B% E5% A6% 82% EF% BC% 8C% E5% 85% B8% E5% 9E% 8B% E7% 9A% 84% E8% AE% A1 % E7% AE% 97% E6% 9C% BA% E5% 91% 88% E7% 8E% B0% E9% A2% 84% E6% 9C% 9F% E6% AF% 8F% E5% 83% 8F% E7 % B4% A0% E5% A4% A7% E7% BA% A68% E8% 87% B332% E4% BD% 8D% E6% 88% 96% E6% 9B% B4% E5% A4% 9A% E4% BD % 8D% EF% BC% 8C% E4% BB% 8E% E8% 80% 8C% E8% A1% A8% E7% 8E% B0% E5% 90% 84% E7% A7% 8D% E9% A2% 9C % E8% 89% B2 (% E6% B5% 93% E6% B7% A1% E5% 92% 8C% E8% 89% B2% E8% B0% 83)% EF% BC% 8C% E4% BD% 86 % E4% B9% 9F% E4% BC% 9A% E9% 81% 87% E5% 88% B0% E5% 85% B6% E5% AE% 83% E5% 80% BC% E3% 80% 82
As can be seen from the above values, from the lowest to the highest resolution and the concentration of the typical range given screen image will require sent separately from 2.45 megabits (Mb) of data around the 33.55Mb. A rate of 30 frames per second watch videos or sports type of image, the required amount of data about 73.7 to 1,006 megabits of data per second (Mbps), or about 9.21 to 125.75 megabytes per second (MBps). In addition, it may also want to render audio data and image together, such as multimedia presentation, or to the audio data as a separate high resolution audio presentation, such as CD quality music. Handle interactive commands can also be used, or the signal of the additional control signals. Each one of these options have added more data to be transmitted. In addition, involving high-definition (HD) television and film recording update transmission technology may add more data and control information. In any case, when people want to send to the end user or the high resolution picture data and high quality audio information or data signal to produce a rich experience when rendering the element and configured to provide such data source or host devices need to have a high data transfer rate link....
Typically, 115 kilobytes per second (KBps) or 920 kilobits per second (Kbps) data rate can be left by Modern serial interface to deal with. Other serial interface such as USB interface, can support up to 12MBps rate data transmission, such as the use of the Institute of Electrical and Electronics Engineers (IEEE) 1394 standard kind of dedicated high-speed transmission is possible 100 to 400MBps rate magnitude. However, these rates are not achieved, the desired high data rate, the desired aim of these rates can for future wireless data devices and services used to provide high resolution, content rich portable video output signal to drive the display or an audio device. This includes commercial and other presents for computers, gaming devices. In addition, these interfaces require the use of a huge number of host or client systems and software to work. Their software protocol stacks also generates a lot of undesired overhead, especially when considering the application of the mobile wireless device or a telephone in case more prominent. This device has a strict memory and power constraints, and already overburdened computing power. In addition, some interface cable or the use of a large volume of sophisticated connectors required for highly aesthetic mobile applications, these large volume of the cable is too bulky, not satisfactory, and these complex and increases the cost connectors , or the power is too great....
Typically, 115 kilobytes per second (KBps) or 920 kilobits per second (Kbps) data rate can be left by Modern serial interface to deal with. Other serial interface such as USB interface, can support up to 12MBps rate data transmission, such as the use of the Institute of Electrical and Electronics Engineers (IEEE) 1394 standard kind of dedicated high-speed transmission is possible 100 to 400MBps rate magnitude. However, these rates are not achieved, the desired high data rate, the desired aim of these rates can for future wireless data devices and services used to provide high resolution, content rich portable video output signal to drive the display or an audio device. This includes commercial and other presents for computers, gaming devices. In addition, these interfaces require the use of a huge number of host or client systems and software to work. Their software protocol stacks also generates a lot of undesired overhead, especially when considering the application of the mobile wireless device or a telephone in case more prominent. This device has a strict memory and power constraints, and already overburdened computing power. In addition, some interface cable or the use of a large volume of sophisticated connectors required for highly aesthetic mobile applications, these large volume of the cable is too bulky, not satisfactory, and these complex and increases the cost connectors , or the power is too great....
Some of the above interfaces, and other very high rate data systems / protocols or the fixed installation computer equipment associated with the data transfer for delivery mechanism, there is another major drawback. In order to support the required data transfer rate, but also require considerable power and / or high current. Greatly reduces doing this technology for highly mobile consumer oriented product availability.
Some of the above interfaces, and other very high rate data systems / protocols or the fixed installation computer equipment associated with the data transfer for delivery mechanism, there is another major drawback. In order to support the required data transfer rate, but also require considerable power and / or high current. Greatly reduces doing this technology for highly mobile consumer oriented product availability....
Portable, wireless or mobile application industry is lacking is a technique, namely: the high mobility of the end-user experience providing high-quality rendering, whether it be based on the audio, video or multimedia. That is, when using portable computers, wireless phones, PDA or other highly mobile communication devices or equipment, the current being used for video and audio presentation systems or devices simply can not be expected to pass the output of the high level of quality. The lack of quality is often felt unable to obtain the required data transfer quality rendering high data rate results. These include the more efficient, advanced or fully transfer characteristic external device presented to the end user, or the host and such as computers, game consoles inside the portable device transmitted between a client, and the host and include, for example mobile phones Class transmitted between wireless devices....
In the latter case, the adding more resolution internal video screens, and other specialty input and / or output device, and is connected to the phone, such as so-called third-generation wireless devices in computers and so-called laptop has been a major step forward. However, the internal data bus and the connection may include a bridge rotating or sliding hinge or similar hinge structures that the video screen, or other element is mounted or connected to the mounting of the host and / or various other control elements and the output member of the main housing. These are usually high-bandwidth or high-throughput interfaces. The prior art to construct high throughput data transfer interface is very difficult, for example, in the wireless telephone, the existing technical requirements of wire up to 90 or more, to achieve the desired throughput. Current solutions typically have higher signal level using parallel interfaces, which would cost more interconnected and less reliable and may interfere with radiation emission device functions. Doing so in relation to the manufacturing, cost constraints and reliability there are many problems to be resolved....
In the latter case, the adding more resolution internal video screens, and other specialty input and / or output device, and is connected to the phone, such as so-called third-generation wireless devices in computers and so-called laptop has been a major step forward. However, the internal data bus and the connection may include a bridge rotating or sliding hinge or similar hinge structures that the video screen, or other element is mounted or connected to the mounting of the host and / or various other control elements and the output member of the main housing. These are usually high-bandwidth or high-throughput interfaces. The prior art to construct high throughput data transfer interface is very difficult, for example, in the wireless telephone, the existing technical requirements of wire up to 90 or more, to achieve the desired throughput. Current solutions typically have higher signal level using parallel interfaces, which would cost more interconnected and less reliable and may interfere with radiation emission device functions. Doing so in relation to the manufacturing, cost constraints and reliability there are many problems to be resolved....
Therefore, a new transfer mechanism to improve the host device and provide data to the end user client rendering output display device or data throughput between the components.
In U.S. Patent Application 10/020, 520 (now U.S. Patent 6,760,772, on July 6, 2004 granted Zou et) and September 6, 2003 filed co-pending U.S. patent application 10/236, 657, the applicant has presents this new delivery mechanisms, which are two application title "Generating and Implementing A CommunicationProtocol and Interface for High Data Rate Signal Transfer", these two cases are already authorized the transfer to the assignee of the present invention, Here they are incorporated by reference. In addition, June 2, 2004 submitted. No. 10/860, 116, entitled "Generating and Implementing a Signal Protocol and Interface forHigher Data Rates" co-pending U.S. application. In these applications the techniques discussed can greatly improve high-speed data signal large amounts of data transfer rate. However, increasing the data rate, in particular to the rate of the video showing the growing demand. Even the use of data signal technologies being developed in other areas progress is still needed in order to further speed up the transfer rate, improve the efficiency of the communication link, and make the communication link is more powerful and continue to work hard. Thus, there remains a need to develop to improve the host and client data throughput between devices new or improved delivery mechanisms....
In U.S. Patent Application 10/020, 520 (now U.S. Patent 6,760,772, on July 6, 2004 granted Zou et) and September 6, 2003 filed co-pending U.S. patent application 10/236, 657, the applicant has presents this new delivery mechanisms, which are two application title "Generating and Implementing A CommunicationProtocol and Interface for High Data Rate Signal Transfer", these two cases are already authorized the transfer to the assignee of the present invention, Here they are incorporated by reference. In addition, June 2, 2004 submitted. No. 10/860, 116, entitled "Generating and Implementing a Signal Protocol and Interface forHigher Data Rates" co-pending U.S. application. In these applications the techniques discussed can greatly improve high-speed data signal large amounts of data transfer rate. However, increasing the data rate, in particular to the rate of the video showing the growing demand. Even the use of data signal technologies being developed in other areas progress is still needed in order to further speed up the transfer rate, improve the efficiency of the communication link, and make the communication link is more powerful and continue to work hard. Thus, there remains a need to develop to improve the host and client data throughput between devices new or improved delivery mechanisms....
Embodiments of the present invention, the above and other fields of existing defects will be resolved in the present embodiment of the invention, it has been developed for the host device and the client device receiving a high data rate transmission between new data and data transfer protocol means, methods and mechanisms.
Embodiments of the present invention is directed to a host device and a client device via a communication path between the transmitting digital data at a high rate of mobile data digital interface (Mobile DataDigital Interface, MDDI), which uses a plurality or a series of linked packet structure to form a communication protocol to the host and passed between the client device and the digital control set for rendering data preselection. The signal communications protocol or link layer by a host or client link controller, receiver or the physical layer driver. Resides in the host device, at least one link controller or drive coupled via a communication path or link to the client device and is configured to generate, transmit and receives packets forming the communications protocol, and the digital data forming the present one or more types of data packets. The interface between the host and client to provide two-way transmission of information, the host and the client is able to exist in the public's overall housing or support structure....
Embodiments of the present invention is directed to a host device and a client device via a communication path between the transmitting digital data at a high rate of mobile data digital interface (Mobile DataDigital Interface, MDDI), which uses a plurality or a series of linked packet structure to form a communication protocol to the host and passed between the client device and the digital control set for rendering data preselection. The signal communications protocol or link layer by a host or client link controller, receiver or the physical layer driver. Resides in the host device, at least one link controller or drive coupled via a communication path or link to the client device and is configured to generate, transmit and receives packets forming the communications protocol, and the digital data forming the present one or more types of data packets. The interface between the host and client to provide two-way transmission of information, the host and the client is able to exist in the public's overall housing or support structure....
In order to facilitate the use and acceptance, the interface will add very little cost of equipment, it is possible to use the standard battery voltage supply via said interface display, while allowing consumes very little power, and can make the machine can be loaded into the pocket The form factor. The interface is scalable to support more than HDTV resolution, the interface also supports stereoscopic display devices to synchronize video and 7.1 audio, conditional on any screen area updates and perform bidirectional support a variety of data types....
According to the present invention, other embodiments, at least one client link controller, receiver, device, or driver is disposed in the client device, via the communication path or link is coupled to said host device. Said client link controller is also configured to generate, transmit and receives a packet form a communication protocol, and to form the digital presentation data for one or more types of data packets. Generally, the host or link controller uses the state machine to the processing in the command or some types of signal preparation and query processing data packets, but it may also be able to use a slower general purpose processor to manipulate data and means for Some of the communication protocol packet is not so complicated. The host controller includes one or more differential line driver; while the client includes one or more receivers coupled to said communication path differential line receiver....
The host of the packet communication between the client device and the media frame are combined together, the media frames having a predefined fixed length, wherein the predetermined number of packets having different variable lengths. The packet includes the packet length field, one or more packet data fields, and a cyclic redundancy check field. Sub-frame header packet is transmitted from the host or link controller positioned at the beginning of another packet transmission. Said communication protocol uses one or more video streams and audio streams are grouped by type type grouped so via the forward link from the host are transmitted to the client type of video data and audio type data to the client device presented to the user. The communication protocol with one or more reverse-link packet encapsulation type to the data from the client device to the host link controller. In some embodiments, the transmission including the MDDI data from a device having at least one internal controller sent to internal video screens. Other embodiments include transfer to internal sound systems, and joysticks and complex from a keyboard including various input devices to the internal host device transmits....
Generated by the host link controller filler grouped by type, so as to occupy no forward link data transmission cycle. The communication protocol uses a plurality of other packets, so as to transmit video information. These groupings include color maps, bit block transfer, bitmap area fills, bitmap pattern fills, and transparent color enabled grouped by type. The communication protocol uses a user-defined stream types grouped for transmission interface - user-defined data. The communication protocol using the keyboard and pointing device data packets for the data type to the client device associated with said user input device transmits data to or from these devices send out. The communication protocol used to terminate a link down along any type of a packet via the communication path direction data transfer....
Generated by the host link controller filler grouped by type, so as to occupy no forward link data transmission cycle. The communication protocol uses a plurality of other packets, so as to transmit video information. These groupings include color maps, bit block transfer, bitmap area fills, bitmap pattern fills, and transparent color enabled grouped by type. The communication protocol uses a user-defined stream types grouped for transmission interface - user-defined data. The communication protocol using the keyboard and pointing device data packets for the data type to the client device associated with said user input device transmits data to or from these devices send out. The communication protocol used to terminate a link down along any type of a packet via the communication path direction data transfer....
Display power state to an embodiment of the packet format, the packet type is configured to: a packet length, packet type, hClient ID, Power State, and CRC fields. In the 2-byte type field, the packet type is usually identified as type 75 packets. 2 bytes hClient ID field contains the client ID information retained or value. Power Status field specifies the value of the bit according to specific pre-selected will be set to specify a specific monitor power status. 2 byte CRC field specifies or contains a packet length included in the packet, including the all bytes of the CRC.
% E6% 89% 80% E8% BF% B0% E9% 80% 9A% E4% BF% A1% E8% B7% AF% E5% BE% 84% E9% 80% 9A% E5% B8% B8% E5 % 8C% 85% E6% 8B% AC% E6% 88% 96% E8% 80% 85% E9% 87% 87% E7% 94% A8% E5% 85% B7% E6% 9C% 89% E4% B8 % 80% E7% B3% BB% E5% 88% 97% E5% 9B% 9B% E4% B8% AA% E6% 88% 96% E6% 9B% B4% E5% A4% 9A% E5% AF% BC % E7% BA% BF% E5% 92% 8C% E4% B8% 80% E4% B8% AA% E5% B1% 8F% E8% 94% BD% E7% 9A% 84% E7% 94% B5% E7 % BC% 86% E3% 80% 82% E5% 8F% A6% E5% A4% 96% EF% BC% 8C% E6% A0% B9% E6% 8D% AE% E9% 9C% 80% E8% A6 % 81% EF% BC% 8C% E5% 8F% AF% E4% BB% A5% E4% BD% BF% E7% 94% A8% E5% 8D% B0% E5% 88% B7% E7% BA% BF % E8% B7% AF% E6% 88% 96% E8% 80% 85% E5% AF% BC% E7% BA% BF% EF% BC% 8C% E5% 85% B6% E4% B8% AD% E6 % 9C% 89% E4% B8% 80% E4% BA% 9B% E7% BA% BF% E8% B7% AF% E6% 88% 96% E8% 80% 85% E5% AF% BC% E7% BA % BF% E9% A9% BB% E7% 95% 99% E5% 9C% A8% E6% 9F% 94% E6% 80% A7% E8% A1% AC% E5% BA% 95% E4% B8% 8A % E3% 80% 82
Said host link controller requests from the client display device capability information to determine said client via said interface can support any type of data and data rates. Said client link controller using at least one capability of the monitor type packet transmitted to the host link controller display or presentation capabilities. Communication protocol uses a plurality of transmission modes, each transmission mode in a given time period are allowed to transmit on the maximum number of parallel data bits, each mode can be both the host and client link controller to select between the negotiation. The transfer mode can be dynamically adjusted during data transfer, and on the reverse link and forward link without using the transfer mode used on the same pattern as the use....
Said host link controller requests from the client display device capability information to determine said client via said interface can support any type of data and data rates. Said client link controller using at least one capability of the monitor type packet transmitted to the host link controller display or presentation capabilities. Communication protocol uses a plurality of transmission modes, each transmission mode in a given time period are allowed to transmit on the maximum number of parallel data bits, each mode can be both the host and client link controller to select between the negotiation. The transfer mode can be dynamically adjusted during data transfer, and on the reverse link and forward link without using the transfer mode used on the same pattern as the use....
In other aspects of some embodiments, said host device comprises having the following exist in the portable electronic device of the drive controller or the communication link control device, said portable electronic device such as a wireless communication device, such as a wireless telephone , wireless PDA or laptop. This configuration of the typical client devices including client circuitry, integrated circuit, or module coupled to the host and resides in the same device with, and coupled to, such as mobile phones and / or portable audio presentation system, or some optional type of input system or device in the high-resolution screen like the internal video display....
In other aspects of some embodiments, said host device comprises having the following exist in the portable electronic device of the drive controller or the communication link control device, said portable electronic device such as a wireless communication device, such as a wireless telephone , wireless PDA or laptop. This configuration of the typical client devices including client circuitry, integrated circuit, or module coupled to the host and resides in the same device with, and coupled to, such as mobile phones and / or portable audio presentation system, or some optional type of input system or device in the high-resolution screen like the internal video display....
Described in detail below with reference to the accompanying drawings Other features of the invention and advantages, as well as various embodiments of the present invention, the structure and operation. In these drawings, the same reference numerals denote the same general, functionally similar, and / or structurally similar elements or processing steps.
Figure 1A shows an embodiment of the present invention to the basic environment, including the portable computer or other data processing device in combination with the micro-display device or use of the projector.
Figure 1B shows an embodiment of the present invention is able to work the basic environment, including wireless transceiver used in combination with micro-display device or a projector, and audio presentation elements used.
Figure 2A shows an embodiment of the present invention is able to work the basic environment, including the use of a portable computer with an internal display device or audio presentation devices.
Figure 2B illustrates an embodiment of the present invention to the basic environment, including the use of wireless transceivers internal display or audio presentation elements used.
Figure 3 illustrates a host and client mobile digital data interface interconnecting the overall concept.
Figure 4 shows a device for the realization of the client device to the host data transfer packet structure.
Figure 5 shows the use of a MDDI link controller, and the host and the client via a Type 1 interface the physical data link conductors type of signal transmission.
Figure 6 shows the use of a MDDI link controller, and between the host and client type 2,3,4-interface via the physical data link conductors type of signal transmission.
Figure 7 shows a protocol for implementing the interface, the structure of frames and sub-frames.
Figure 8 shows a protocol for implementing the interface, the general structure of a packet.
Figure 9 shows a sub-frame header packet format.
Figure 10 shows the format of the packet and the filler content.
Figure 11 shows the format of the video stream packet.
Figure 12A-12E Figure 10 shows the data formats used in video format and content descriptors.
Figure 13 shows the data is packaged and non-packaged format used.
Figure 14 shows the format of the audio stream packet.
Figure 15 shows the data is byte aligned and packed PCM format used.
Figure 16 shows a user-defined format of the packet stream.
Figure 17 shows the format of the packet color mapping.
Figure 18 shows a reverse link encapsulation packet format.
Figure 19 shows the ability of the client packet format.
Figure 20 shows the format of the keyboard data packet.
Figure 21 shows a data packet indicating the format of the device.
Figure 22 shows the format of the packet link is down.
Figure 23 shows a client request and status packet format.
Figure 24 shows a bit block transfer packet format.
Figure 25 shows a bitmap area padding packet format.
Figure 26 shows a bitmap patterns padding packet format.
Figure 27 illustrates the communication format of the packet data channel link.
Figure 28 shows a power state of the display format of the packet.
Figure 29 shows a format of the packet switched implementation type.
Figure 30 illustrates a forward audio channel format of the packet is enabled.
Figure 31 shows a reverse packet format of the audio sampling rate.
Figure 32 illustrates a digital content protection overhead packet format.
Figure 33 shows the format of the packet to enable the transparent color.
Figure 34 shows a round trip delay measurement packet format.
Figure 35 shows a round trip delay measurement packet during the event timing.
Figure 36 shows a method for implementing the present invention, a CRC generator and checker exemplary implementation.
Figure 37A illustrates the apparatus shown in Figure 36 when the transmission data packet CRC signal timing.
Figure 37B shows the apparatus shown in Figure 36 when receiving data packets CRC signal timing.
Figure 38 shows a typical case, there is no competition service request processing steps.
Figure 39 shows the link restart sequence begins after the maintenance (assert) Typical service requests compete with a link startup procedure.
Figure 40 shows how to use the DATA-STB encoding transmission data sequence.
Figure 41 shows in a host may be used to generate the input data DATA and STB signals, and in the client data recovery circuitry.
Figure 42 shows an embodiment can be used to implement the drive and termination resistors.
Figure 43a-43c illustrates guaranteed by the client to the service from the host and by the host to provide such a service step and the signal level.
Figure 44 shows the Data0, other data lines (DataX), and strobe lines (Stb) the transition (transition) the relative spacing between.
Figure 45 shows that when the host sends a packet after disabling the host drive will appear, there is a delay in response.
Figure 46 shows the host driver is enabled when the host transmits a packet will appear, there is a delay in the response.
Figure 47 shows the leakage current analysis.
Figure 48 shows the host and client output disable and enable time switching characteristics and relative timing relationships.
Figure 49 shows a state machine can be used to synchronize the signal processing steps and conditions advanced chart.
Figure 50 shows a system using the MDDI forward path and backward path typically encountered in the signal processing delay.
Figure 51 illustrates a critical round trip delay measurements.
Figure 52A illustrates a reverse link data rate changes.
Figure 52B illustrates an advanced reverse data sampling of an example.
Figure 53 depicts the reverse rate divisor value of the forward link data rate change with a graphical representation.
Figure 54A and 54B illustrates the steps performed interface operations.
Figure 54A and 54B illustrates the steps performed interface operations....
Figure 54A and 54B illustrates the steps performed interface operations....
Figure 57 shows a Type 1 interface link propagation delay and deviation (skew) typical values.
Figure 58 shows for example via the interface signal processing, in the type of a link on the Data (data), Stb (strobe) and Clock (clock) recovery timing.
Figure 59 shows a type 2, 3 or 4 Link interfaces typical propagation delay and deviation values.
Figure 60A, 60B and 60C shows two data signals and MDDI Stb relative timing between the different possibilities, which correspond to the ideal situation, conditions and delayed early conditions.
Figure 61 shows a Type 1 / Type 2 interface connector used in the exemplary interface pin assignments.
Figure 62A and 62B respectively show Type 1 and Type 2 interface possible MDDI_Data and MDDI_Stb waveforms.
Figure 63 shows a state machine can be used to synchronize signal processing step an optional high-level diagram and conditions.
Figure 64 shows a series of clock cycles with various reverse link packets bits except the timing and the relative timing between the values​​.
Figure 65 illustrates an exemplary error code transfer processing.
Figure 66 illustrates a transmission process for the error code of the device.
Figure 67A shows the error code for code reload transfer processing.
Figure 67B shows a receiving error code for code transfer processing.
Figure 68A shows the host-initiated wake-up procedure.
Figure 68B shows a client initiated wake-up procedure.
Figure 68C shows a competition with a host and client initiated wake-up procedure.
Figure 69 shows the characteristics of the request VCP packet format.
Figure 70 shows the format of the packet VCP response characteristic.
Figure 71 shows a characteristic response VCP list format.
Figure 72 shows the format of the packet is set VCP feature
Figure 73 shows the valid parameters of the request packet format.
Figure 74 shows the valid parameters answer packet format.
Figure 75 shows the ability of a scalable video stream format of the packet.
Figure 76 illustrates a scalable video stream to establish a packet format.
Figure 77 shows the scaled video stream can be recognized format of the packet.
Figure 78 illustrates a scalable video stream packet format.
79 shows a specific state of the request packet format.
Figure 80 shows a list of active state response packet format.
Figure 81A shows the packet format of the packet processing delay parameters.
Figure 81B shows the format of entries in the delay parameter list.
Figure 82 shows the ability of the individual display format of the packet.
Figure 82 shows the ability of the individual display format of the packet....
Figure 82 shows the ability of the individual display format of the packet....
Figure 84B illustrates the format of error reporting list items....
Figure 84B illustrates the format of error reporting list items....
Figure 86 shows the optional capability of the monitor packet format....
Figure 86 shows the optional capability of the monitor packet format....
Figure 88A-88C illustrates the use of two monitors buffers to reduce the visible artifacts (visible artifacts).
Figure 89 shows a display refresh faster than the image transfer of the two buffers.
Figure 90 shows a display refresh image transfer is slower than two buffers.
Figure 91 shows a display refresh image transfer much faster than two buffers.
Figure 92 shows a display refresh faster than the image transfer of the three buffers.
Figure 93 shows a display refresh slower than image transfer of the three buffers.
Figure 94 shows a display refresh faster than the image transfer of a buffer.
Figure 94 shows a display refresh faster than the image transfer of a buffer....
Figure 94 shows a display refresh faster than the image transfer of a buffer....
Figure 97 illustrates a color map.
Specific embodiments
I. Overview
General object of the present invention is to provide a Mobile Display Digital Interface (MDDI, MobileDisplay Digital Interface), as described below, it is possible to obtain or provide a cost-effective, low-power transmission mechanism, this transfer mechanism using the "Serial" type of data link or channel to the host device such as a display device and a client device such short-range communication link between a high speed or very high speed data transmission. The mechanism for the use of small cable connectors and valuables to achieve, these small valuables cable connectors and is particularly suitable for the internal (in shell or stent) display or output device or device or input device connected to a central controller, communications components or devices. In addition, as can be worn in the microdisplay (goggles or projectors) or the like, or an external display device or other types of components of visual, auditory, tactile information presentation device connected to the portable computer, a wireless communication device or entertainment device, which kind of connection mechanism is very useful....
General object of the present invention is to provide a Mobile Display Digital Interface (MDDI, MobileDisplay Digital Interface), as described below, it is possible to obtain or provide a cost-effective, low-power transmission mechanism, this transfer mechanism using the "Serial" type of data link or channel to the host device such as a display device and a client device such short-range communication link between a high speed or very high speed data transmission. The mechanism for the use of small cable connectors and valuables to achieve, these small valuables cable connectors and is particularly suitable for the internal (in shell or stent) display or output device or device or input device connected to a central controller, communications components or devices. In addition, as can be worn in the microdisplay (goggles or projectors) or the like, or an external display device or other types of components of visual, auditory, tactile information presentation device connected to the portable computer, a wireless communication device or entertainment device, which kind of connection mechanism is very useful....
Embodiments of the present invention is an advantage to provide a technique for the data transfer, it is of low complexity, low cost, high reliability, very suitable for the use environment and is very stable, while maintaining a very high flexibility.
May be used in embodiments of the present invention, a variety of situations, so as to generally for audio, video, or multimedia applications, large amounts of data generated from the control (e.g., sent to a specific device) or process or store this data in a host or source device to pass or high rate to a client or receiving device, such as a video display or projection element, audio speakers, or other presentation device. Discussed below, a typical application is a portable computer, cordless phone or modem to transmit data in a visual display device, wherein a visual display device, such as a small video screen or wearable microdisplay products (micro-displayappliance), such as goggles form or contain small projection lens and the screen helmet form, or in which the inner member from the host to the client device data transfer. That is, from the processor to an internal screen or other presentation elements, and the internal input from a variety of client devices or the use of an external input device installed in the internal (set together in the same device housing or support structure) host, or through a cable or wire is connected to there....
MDDI characteristics or properties do not depend on the specific display or rendering techniques. Regardless of the internal structure of the data, or data, or execute the command function to, MDDI is used to transmit data at a high rate flexibility mechanism. It allows adjustment of the timing of the packet being transmitted to fit the characteristics of a particular client device such as the device for some of the unique characteristics of display requirements, or the AV system to meet certain requirements of combined audio and video characteristics, such as a game or for the joystick, touch pad, and so some of the input device characteristics. This interface does not need to understand what the display element is used or the client device, as long as they follow the protocol can be selected. In addition, the total serial link data or data rate can change over several orders of magnitude, which makes the communication system or host device designer to the cost, power requirements, client device complexity, and client device update rate optimization....
MDDI characteristics or properties do not depend on the specific display or rendering techniques. Regardless of the internal structure of the data, or data, or execute the command function to, MDDI is used to transmit data at a high rate flexibility mechanism. It allows adjustment of the timing of the packet being transmitted to fit the characteristics of a particular client device such as the device for some of the unique characteristics of display requirements, or the AV system to meet certain requirements of combined audio and video characteristics, such as a game or for the joystick, touch pad, and so some of the input device characteristics. This interface does not need to understand what the display element is used or the client device, as long as they follow the protocol can be selected. In addition, the total serial link data or data rate can change over several orders of magnitude, which makes the communication system or host device designer to the cost, power requirements, client device complexity, and client device update rate optimization....
II. Environment
In Figure 1A and 1B can be seen in a typical application, there is shown the display device 104, respectively and 106 and the audio reproduction system 108 and 112 to transfer data of the portable or laptop computer 100 and wireless telephone or PDA device 102. In addition, FIG 1A shows a larger display or screen 114 or an image projector 116, the potential connections, for clarity, only one shown in the drawing, but it may also be connected with the wireless device 102. Wireless devices may be currently receiving data or have the storage element or the device is stored in advance a certain amount of multimedia type data in order to wait for the wireless device presents the end user to view and / or listen. Since most of the time with a typical wireless device for voice and simple text communications, so it has a relatively small display screen and simple audio system (speakers) to the user device 102 to transmit information....
In Figure 1A and 1B can be seen in a typical application, there is shown the display device 104, respectively and 106 and the audio reproduction system 108 and 112 to transfer data of the portable or laptop computer 100 and wireless telephone or PDA device 102. In addition, FIG 1A shows a larger display or screen 114 or an image projector 116, the potential connections, for clarity, only one shown in the drawing, but it may also be connected with the wireless device 102. Wireless devices may be currently receiving data or have the storage element or the device is stored in advance a certain amount of multimedia type data in order to wait for the wireless device presents the end user to view and / or listen. Since most of the time with a typical wireless device for voice and simple text communications, so it has a relatively small display screen and simple audio system (speakers) to the user device 102 to transmit information....
Doing enough to make more complex or "rich" data presented provide useful or enjoyable experience. Therefore, the industry is developing other mechanisms and devices to present information to the end user and provide the desired enjoyment or positive experience the lowest level.
As previously described, have been developed or are currently being developed to several types of display device, the device 100 to the end user presence information. For example, one or more companies have developed sets of wearable goggles, for the user's eyes in front of the device to render the visual display of the projected image. When properly positioned, the device can effectively "Projection" a virtual image, as if the user feel that the eyes, the image is smaller than the component to provide greater visual output. That is, a very small projection element allows the user's eye to "see" images than with typical LCD screens, and so much more likely to see an image. Using a larger virtual screen image can also be much higher than the use of more limited use of the LCD screen display resolution images that can be obtained. Other display devices may include, but are not limited to, small LCD screens or various flat panel display element, for projecting an image on the surface of the projection lens and the display driver and so on....
As previously described, have been developed or are currently being developed to several types of display device, the device 100 to the end user presence information. For example, one or more companies have developed sets of wearable goggles, for the user's eyes in front of the device to render the visual display of the projected image. When properly positioned, the device can effectively "Projection" a virtual image, as if the user feel that the eyes, the image is smaller than the component to provide greater visual output. That is, a very small projection element allows the user's eye to "see" images than with typical LCD screens, and so much more likely to see an image. Using a larger virtual screen image can also be much higher than the use of more limited use of the LCD screen display resolution images that can be obtained. Other display devices may include, but are not limited to, small LCD screens or various flat panel display element, for projecting an image on the surface of the projection lens and the display driver and so on....
In addition, many wireless devices and computer currently has a built-in MP3 music decoding capabilities, and other advanced audio decoder and systems. Typically, portable computers use CD and DVD playback capability, and there are some also have small dedicated flash memory reader to receive the pre-recorded audio files. The problem is that with this capability: digital music files promises to provide highly increased feature-rich experience, but only when the decoding and playback processing can be achieved when you keep up. This is the same for the digital video files.
In addition, many wireless devices and computer currently has a built-in MP3 music decoding capabilities, and other advanced audio decoder and systems. Typically, portable computers use CD and DVD playback capability, and there are some also have small dedicated flash memory reader to receive the pre-recorded audio files. The problem is that with this capability: digital music files promises to provide highly increased feature-rich experience, but only when the decoding and playback processing can be achieved when you keep up. This is the same for the digital video files....
In any case, as described above, when people want to via one or more communication links 110 from a data source to the end users to transmit high-quality or high resolution image data and high quality audio information or data signals, requiring high data rates . That is, the data transmission link 110 is clearly a potential bottleneck in the communication process, as discussed earlier, and because the current transfer mechanisms do not achieve the high data rates typically desired, therefore limiting the system performance. As described above, for example, 1024 × 1024 pixels for a higher image resolution, each pixel 24 to 32 in the color density and data rate of 30fps, the data rate can be close to or higher than the rate of 755Mbps. In addition, this image can be used as part of a multimedia presentation to present the multimedia presentation including audio data and handle interactive gaming or communications, or various commands, controls, or signals a potential additional signal, which further increases the amount of data and data rates ....
In any case, as described above, when people want to via one or more communication links 110 from a data source to the end users to transmit high-quality or high resolution image data and high quality audio information or data signals, requiring high data rates . That is, the data transmission link 110 is clearly a potential bottleneck in the communication process, as discussed earlier, and because the current transfer mechanisms do not achieve the high data rates typically desired, therefore limiting the system performance. As described above, for example, 1024 × 1024 pixels for a higher image resolution, each pixel 24 to 32 in the color density and data rate of 30fps, the data rate can be close to or higher than the rate of 755Mbps. In addition, this image can be used as part of a multimedia presentation to present the multimedia presentation including audio data and handle interactive gaming or communications, or various commands, controls, or signals a potential additional signal, which further increases the amount of data and data rates ....
Deals with video screens and other output or input devices, and other aspects of the improvement in other typical application can be seen in Fig. 1C and 1D, respectively, and is illustrated in the "internal" display devices 134 and 144, and the audio reproduction system 136 and 146 transmission of data or laptop computers, portable phone or PDA 130 and the wireless device 140.
In Figures 2A and 2B, with the electronic equipment or the product of the small incision (cut-away) portion to portion of the apparatus shown in one or more internal hosts and controllers position by the electronics industry currently used some of the known types of rotating hinge, universal communication link (here 138 and 148, respectively), and these internal host controller connected to a corresponding client component video display or screen. It can be seen, these transmit the amount of data involved require large wires 138 and 148 to form the link. The parallel interface, or other known type of interface technology can be used to transmit this data, it is estimated that such communication links have close to 90 or more conductors in order to meet the use of this device is now advanced color and graphical interfaces, display elements growing needs....
In Figures 2A and 2B, with the electronic equipment or the product of the small incision (cut-away) portion to portion of the apparatus shown in one or more internal hosts and controllers position by the electronics industry currently used some of the known types of rotating hinge, universal communication link (here 138 and 148, respectively), and these internal host controller connected to a corresponding client component video display or screen. It can be seen, these transmit the amount of data involved require large wires 138 and 148 to form the link. The parallel interface, or other known type of interface technology can be used to transmit this data, it is estimated that such communication links have close to 90 or more conductors in order to meet the use of this device is now advanced color and graphical interfaces, display elements growing needs....
What is needed is such a component and the data used to render the data transmission between the source link or a communication path with a high rate of data transmission technology, structure, device or method, to achieve consistently low power consumption, light weight and as simple and economical cable structure. The Applicant has developed a new technology, methods and means to achieve these and other objects, so that the number of mobile, portable devices to a fixed position even with very high data rates to the desired display, mini-monitor or audio transmission element to transmit data, while maintaining the desired low power and low complexity.
III. High-speed digital data interface system architecture
In order to create and efficiently utilize a new device interface, has been prepared using a low-power signal to provide a high data transfer rate signal protocol and system architecture. The protocol is based on packet and common frame structure, or linked together to form a protocol structure to preselected data set for delivery or data types and a command is applied to the interface or operating structure.
A. Overview
The MDDI link connection or via a communication device called the host and client, the client is usually some type of display devices, but can also consider other output and input devices. When enabled by the host, the data from the host to the display along the forward transmission (called forward traffic or links), from the client to the host data transfer in the reverse direction (referred to as reverse traffic or a link). Shown in Figure 3 illustrate the basic structure of these. In Figure 3, the host 202 using two-way communication channel 206 is connected with the client 204, in accordance with said two-way communication channel comprises a forward link 208 and reverse link 210 are shown in the form. However, these channels are formed by a common set of wires, wherein the set of common data transmission wires can operate in both forward and reverse link between effective switch. This can greatly reduce the number of wires, an immediate solution to the mobile electronic devices such as a low-power high-speed data transmission under current method of one of the many problems faced....
The MDDI link connection or via a communication device called the host and client, the client is usually some type of display devices, but can also consider other output and input devices. When enabled by the host, the data from the host to the display along the forward transmission (called forward traffic or links), from the client to the host data transfer in the reverse direction (referred to as reverse traffic or a link). Shown in Figure 3 illustrate the basic structure of these. In Figure 3, the host 202 using two-way communication channel 206 is connected with the client 204, in accordance with said two-way communication channel comprises a forward link 208 and reverse link 210 are shown in the form. However, these channels are formed by a common set of wires, wherein the set of common data transmission wires can operate in both forward and reverse link between effective switch. This can greatly reduce the number of wires, an immediate solution to the mobile electronic devices such as a low-power high-speed data transmission under current method of one of the many problems faced....
Furthermore, the host computer as a host device or control element present in the variety of other widely used or planned commercial products, these products are needed between the client speed communication links. For example, a host may be used at a high rate from a video recording device to the client based on the stored transmission data for improved response, or to transmit a high resolution large screen data for rendering. With on-board inventory (onboard inventory) or a computing system and / or with other home devices Bluetooth connection appliances such as refrigerators, when the Internet or Bluetooth connection mode, it has the ability to improve a display, or electronic computer or control system (host) exist elsewhere in the room when reducing indoor monitor (client) and a small keyboard or a scanner (client) connection needs. Overall, the skilled person will understand, a variety of modern electronic devices and appliances will benefit from the use of this interface, and through the use of the newly added or existing connectors or cables are available in a limited number of conductor to achieve higher data rate transmission of information to renovate old equipment....
Meanwhile, the client 204 may include information presented to the end user, or presenting information from a user to a host of various devices. For example, goggles or glasses into the microdisplay, hat or helmet embedded projection equipment, such as a vehicle window or embedded in the windshield of the small screen and even holographic elements, or for presenting a variety of high-quality sound or music speaker , headphones or a stereo system. Other conference presentation device for presenting information, including movies and television images or projector or projection equipment. Another example is the use of the touch pad or sensitive devices, voice recognition input devices, security scanners, and other devices that can be invoked from the user or system is passing the large amount of information, in which the device or system user with a touch from the user, and sound in addition to less than the actual "input." In addition, computers and accessories, vehicle accessories or desktop docking station (docking station) and wireless phone holder can also be used as the end user or other equipment and devices interface device, and you can take advantage of a client (such as a mouse or output an input device) or hosts to assist transmission of data, in particular in relation to the case of high-speed network....
Meanwhile, the client 204 may include information presented to the end user, or presenting information from a user to a host of various devices. For example, goggles or glasses into the microdisplay, hat or helmet embedded projection equipment, such as a vehicle window or embedded in the windshield of the small screen and even holographic elements, or for presenting a variety of high-quality sound or music speaker , headphones or a stereo system. Other conference presentation device for presenting information, including movies and television images or projector or projection equipment. Another example is the use of the touch pad or sensitive devices, voice recognition input devices, security scanners, and other devices that can be invoked from the user or system is passing the large amount of information, in which the device or system user with a touch from the user, and sound in addition to less than the actual "input." In addition, computers and accessories, vehicle accessories or desktop docking station (docking station) and wireless phone holder can also be used as the end user or other equipment and devices interface device, and you can take advantage of a client (such as a mouse or output an input device) or hosts to assist transmission of data, in particular in relation to the case of high-speed network....
The present invention can be MDD Interface and communication signal protocol to simplify the equipment (internal model) by the host processor, controller, or circuit component (for example) and a device or device housing or structure of the interconnection between the monitor (called internal mode) to reduce these costs or the complexity of the connections and associated power and control requirements or constraints of these connections, and to improve reliability, rather than connected to or to external components, equipment or devices (external mode).
This interface is used for each signal structure of the total of the serial link data rate can be changed in several orders of magnitude, which allows the system or device designer to easily on the cost, power, implementation complexity, and the display update rate optimization. The property does not depend MDDI display or other presentation device (target client) technology. Can be easily transmitted via the interface to adjust the timing of data packets, to suit the particular characteristics of the client, the client such as a display device, audio systems, memory and control elements, or to adapt the audio - video system features a combination of timing requirements. While this allows the system to consume as little power, but it does not require a frame buffer to each client, so that at least a certain level with MDDI protocol....
This interface is used for each signal structure of the total of the serial link data rate can be changed in several orders of magnitude, which allows the system or device designer to easily on the cost, power, implementation complexity, and the display update rate optimization. The property does not depend MDDI display or other presentation device (target client) technology. Can be easily transmitted via the interface to adjust the timing of data packets, to suit the particular characteristics of the client, the client such as a display device, audio systems, memory and control elements, or to adapt the audio - video system features a combination of timing requirements. While this allows the system to consume as little power, but it does not require a frame buffer to each client, so that at least a certain level with MDDI protocol....
The MDD interface is conceived to be able to handle the communications and computer industries can be found in a somewhat different at least four or more types of physical interfaces. These types of simple interface marked as Type 1, Type 2, Type 3 Type 4, of course, can also be skilled in the art for a specific application based on or related to the industry and the application of other marks or names. For example, simple audio systems use less sophisticated multimedia system connections and can be variously referenced as the "channel" characteristics and so forth.
The Type 1 interface is configured as a 6-wire (6-wire) or other type of conductor or conductive elements of interfaces that make it suitable for mobile or wireless phone, PDA, electronic games, and such as a CD player or MP3 player The portable media players, and similar devices or in similar types of electronic consumer technology equipment used. In one embodiment, is configured as a 8 lines (wires) of the interface can be more suitable for laptop, notebook, or desktop personal computers and similar devices or applications, these devices do not require fast data update, there is no embedded type MDDI link controller. This type of interface can also be through the use of an additional two-wire Universal Serial Bus (USB) interface to distinguish this interface type, in which the USB is applicable to support common on most existing personal computer operating system or software....
The Type 1 interface is configured as a 6-wire (6-wire) or other type of conductor or conductive elements of interfaces that make it suitable for mobile or wireless phone, PDA, electronic games, and such as a CD player or MP3 player The portable media players, and similar devices or in similar types of electronic consumer technology equipment used. In one embodiment, is configured as a 8 lines (wires) of the interface can be more suitable for laptop, notebook, or desktop personal computers and similar devices or applications, these devices do not require fast data update, there is no embedded type MDDI link controller. This type of interface can also be through the use of an additional two-wire Universal Serial Bus (USB) interface to distinguish this interface type, in which the USB is applicable to support common on most existing personal computer operating system or software....
Type 1 passes an interface including a display, audio, control, and limited signaling information signal, and is usually for a mobile client, or do not require high-resolution full-rate video data in the client device. 30fps plus 5.1 channel audio in the case of Type 1 interface can easily support SVGA resolution, and in the minimum configuration, a total of only three pairs, two pairs for data transmission and one pair for power transfer. This type of interface is mainly used for devices such as mobile wireless devices, this device is not normally connected to the USB host side and a transmission signal. In this configuration, the mobile wireless device is a MDDI host device, and acts as a host for controlling the communication link from the "master", in which the host typically sends data to the client (forward traffic or a link) for presentation, show or play....
In this interface, sent to the client via a special command or packet type, the host can receive the host from the client communication data (reverse traffic or a link), which allows the client to specify the duration of the period in occupies the bus (link), and the data sent to the host as reverse packets. These are shown in Figure 4, wherein the encapsulated packet is called packet type (to be discussed below) to support the transmission of the reverse link packet transmission, in order to create the reverse link. Assigned to the host to poll the client's data at an interval determined in advance by the host, and the time interval is based on the requirements of each specified application. In the absence of a USB port is used to send information from the client or data, this type of half-duplex bi-directional data transfer is particularly useful....
In this interface, sent to the client via a special command or packet type, the host can receive the host from the client communication data (reverse traffic or a link), which allows the client to specify the duration of the period in occupies the bus (link), and the data sent to the host as reverse packets. These are shown in Figure 4, wherein the encapsulated packet is called packet type (to be discussed below) to support the transmission of the reverse link packet transmission, in order to create the reverse link. Assigned to the host to poll the client's data at an interval determined in advance by the host, and the time interval is based on the requirements of each specified application. In the absence of a USB port is used to send information from the client or data, this type of half-duplex bi-directional data transfer is particularly useful....
Usually negotiated and agreed upon by the maximum data rate that can be used, the protocol used by the MDDI Type 2, 3 and 4 allows a host and type of each of the clients 2, 3 and 4 for any one of communication. Will be called the least capable device capabilities or available features are used to set the link performance. Often, even the host and client computers are able to use Type 2, Type 3 or Type 4 interface system, both have also started working with Type 1 connector. Then, the host's ability to determine the target client, and negotiated and agreed to switch to or reconfigure operations to a type 2, type 3 or type 4 in a pattern, as long as it can be appropriate for a particular application.
Usually negotiated and agreed upon by the maximum data rate that can be used, the protocol used by the MDDI Type 2, 3 and 4 allows a host and type of each of the clients 2, 3 and 4 for any one of communication. Will be called the least capable device capabilities or available features are used to set the link performance. Often, even the host and client computers are able to use Type 2, Type 3 or Type 4 interface system, both have also started working with Type 1 connector. Then, the host's ability to determine the target client, and negotiated and agreed to switch to or reconfigure operations to a type 2, type 3 or type 4 in a pattern, as long as it can be appropriate for a particular application....
The system also can be used in one direction and in the other direction one mode to another mode is used to transfer the data. For example, you can type four interface mode is used to transfer data at a high rate to the display, and from the keyboard or the pointing device such as peripheral devices to transfer data to the host device when using the Type 1 mode. Ordinary skill in the art will appreciate that the host and client to transfer the output data at different rates.
MDDI protocol users often can be "external" mode and the "internal" mode, to distinguish. External mode describes the use of the protocols and interfaces to a host device connected to the external device and the distance of the device up to 2 meters clients. In this case, the host can send power to the external client so that both devices are easy to work in a mobile environment. Internal model describes the host contained inside the same device connected to the client, for example, in a common housing or frame or structure. An example may be a wireless telephone or other wireless equipment, or the portable game apparatus within a computer or application, where the client is a display or display driver, or such as a keyboard or touch pad input device, or a sound system, and the host is the central control device, the graphics engine or the CPU components. In contrast with the external mode applications, since the internal model application client place located very close to the host, so in this configuration usually not required to connect the power supply to the client....
MDDI protocol users often can be "external" mode and the "internal" mode, to distinguish. External mode describes the use of the protocols and interfaces to a host device connected to the external device and the distance of the device up to 2 meters clients. In this case, the host can send power to the external client so that both devices are easy to work in a mobile environment. Internal model describes the host contained inside the same device connected to the client, for example, in a common housing or frame or structure. An example may be a wireless telephone or other wireless equipment, or the portable game apparatus within a computer or application, where the client is a display or display driver, or such as a keyboard or touch pad input device, or a sound system, and the host is the central control device, the graphics engine or the CPU components. In contrast with the external mode applications, since the internal model application client place located very close to the host, so in this configuration usually not required to connect the power supply to the client....
Figure 5 and 6 shows a method for the host and client devices for establishing communication between a device or link controller general configuration. In Figures 5 and 6, shown in MDDI link controller 402 and 502 installed in the host device 202, and the MDDI link controller shown in 404 and 504 installed in the client device 204. As mentioned above, the host 202 includes a series of wires with a bidirectional communication channel 406 is connected to the client 204. As described below, the host and client link controller can be used both as a single integrated circuit design, the design can be set up, adjust or programmed to serve as the host controller (drive) or the client machine controller (receiver device) to respond. Because of the need to manufacture larger single circuit equipment, do so at a lower cost....
Figure 5 and 6 shows a method for the host and client devices for establishing communication between a device or link controller general configuration. In Figures 5 and 6, shown in MDDI link controller 402 and 502 installed in the host device 202, and the MDDI link controller shown in 404 and 504 installed in the client device 204. As mentioned above, the host 202 includes a series of wires with a bidirectional communication channel 406 is connected to the client 204. As described below, the host and client link controller can be used both as a single integrated circuit design, the design can be set up, adjust or programmed to serve as the host controller (drive) or the client machine controller (receiver device) to respond. Because of the need to manufacture larger single circuit equipment, do so at a lower cost....
In Figures 5 and 6 are also described in the host and the like such as a display device through the MDDI link between clients or the physical conductors used to transmit signals. As shown in Figures 5 and 6, for the transmission of data through the MDDI primary path or mechanism uses the labeled MDDI_Data0 / - and MDDI_Stb / - data signal. Each of these signals are differential via a wire cable to transmit the voltage of the data signal. Sent through the interface for each one, MDDI_Data0 right or MDDI_Stb right exists only a transition. This is based on the voltage rather than on the current transmission mechanism, the quiescent current consumption is near zero. MDDI_Stb signal drives the host to the client monitor.
In Figures 5 and 6 are also described in the host and the like such as a display device through the MDDI link between clients or the physical conductors used to transmit signals. As shown in Figures 5 and 6, for the transmission of data through the MDDI primary path or mechanism uses the labeled MDDI_Data0 / - and MDDI_Stb / - data signal. Each of these signals are differential via a wire cable to transmit the voltage of the data signal. Sent through the interface for each one, MDDI_Data0 right or MDDI_Stb right exists only a transition. This is based on the voltage rather than on the current transmission mechanism, the quiescent current consumption is near zero. MDDI_Stb signal drives the host to the client monitor....
In addition to Type 1 interface to other data or path, type 2 interface contains one additional data pair or conductors or paths, known as MDDI_Data1 + / -. In addition to type 2 interface or the path that data right away, Type 3 interface contains two additional data or signal path, called MDDI_Data2 + / - and MDDI_Data3 + / -. In addition to Type 3 data interface or path outside the Type 4 interface contains four additional data or signal path, are called: MDDI_Data4 + / -, MDDI_Data5 + / -, MDDI_Data6 + / - and MDDI_Data7 + / -. In each of the above-mentioned interface configuration, the host can use the line to either designated as HOST_Pwr (host power supply) and HOST_Gnd (host ground) signal to the monitor to the client or to provide electricity. As will be discussed further, if necessary, when the interface is being used, "type" is used in wire than in other modes available or existing wires, in some configurations MDDI_Data4 + / -, MDDI_Data5 + / -, MDDI_Data6 + / -, or MDDI_Data7 + / - conductors, can also be used for power transmission. While some applications are different, but the power delivery is usually used for the external mode, the internal models usually do not require power transmission....
In addition to Type 1 interface to other data or path, type 2 interface contains one additional data pair or conductors or paths, known as MDDI_Data1 + / -. In addition to type 2 interface or the path that data right away, Type 3 interface contains two additional data or signal path, called MDDI_Data2 + / - and MDDI_Data3 + / -. In addition to Type 3 data interface or path outside the Type 4 interface contains four additional data or signal path, are called: MDDI_Data4 + / -, MDDI_Data5 + / -, MDDI_Data6 + / - and MDDI_Data7 + / -. In each of the above-mentioned interface configuration, the host can use the line to either designated as HOST_Pwr (host power supply) and HOST_Gnd (host ground) signal to the monitor to the client or to provide electricity. As will be discussed further, if necessary, when the interface is being used, "type" is used in wire than in other modes available or existing wires, in some configurations MDDI_Data4 + / -, MDDI_Data5 + / -, MDDI_Data6 + / -, or MDDI_Data7 + / - conductors, can also be used for power transmission. While some applications are different, but the power delivery is usually used for the external mode, the internal models usually do not require power transmission....
Table I
It should also be noted that the transfer from the host HOST_Pwr / Gnd connection is usually provided for the external mode. Internal application or operating mode is usually the client to access resources from other internal power supply, without using MDDI to control power distribution, as persons of ordinary skill in the art as apparent therefore not described in further detail herein such a distribution. However, as one of ordinary skill will appreciate, of course, be able to distribute power through the MDDI interface to facilitate such a power control, synchronization, or interconnection.
Typically used to implement the above structure and operation of the cable Nominal order of about 1.5 meters in length, generally 2 meters or less, and includes three pairs of twisted conductors, each conductor or stranded 30AWG wire. The cover wrap or foil shield is formed on top of three pairs of twisted pair, as an additional ground (drain wire). Shielded twisted pair and the ground conductor terminates at the monitor connector, the shield layer and the shield connecting the client, there is an insulating layer covering the whole length of cable, as known in the art as. The wire pairs in the following manner: Host_Gnd with Host_Pwr; MDDI_Stb + and MDDI_Stb-; MDDI_Data0 + and MDDI_Data0-; MDDI_Data1 + and MDDI_Data1-; like. However, as known in the art that, according to the particular application, using a variety of wire and cable to an embodiment of the present invention. For example, in some applications, the weight of the outer covering or a metal layer may be used to contain the cable, and a thin, flat structure of the conduction band may be well suited for other applications....
Typically used to implement the above structure and operation of the cable Nominal order of about 1.5 meters in length, generally 2 meters or less, and includes three pairs of twisted conductors, each conductor or stranded 30AWG wire. The cover wrap or foil shield is formed on top of three pairs of twisted pair, as an additional ground (drain wire). Shielded twisted pair and the ground conductor terminates at the monitor connector, the shield layer and the shield connecting the client, there is an insulating layer covering the whole length of cable, as known in the art as. The wire pairs in the following manner: Host_Gnd with Host_Pwr; MDDI_Stb + and MDDI_Stb-; MDDI_Data0 + and MDDI_Data0-; MDDI_Data1 + and MDDI_Data1-; like. However, as known in the art that, according to the particular application, using a variety of wire and cable to an embodiment of the present invention. For example, in some applications, the weight of the outer covering or a metal layer may be used to contain the cable, and a thin, flat structure of the conduction band may be well suited for other applications....
In order to achieve the application for the user experience and useful interfaces, portable digital data interface (MDDI, Mobile Digital Data Interface) supports a variety of clients and display information, audio converter, keyboard, pointing device, and can be integrated into mobile communications, computing or display device, or to work with a variety of other input / output devices, and control information, and combinations thereof. The MDD interface is designed to accommodate a variety of potential types of data stream, the data streams using the minimum number of cables or wires in the forward or reverse link direction between the host and client transmission. Synchronous and asynchronous stream flow (updated) are able to support. As long as the aggregate data rate is less than or equal to the maximum desired MDDI link rate, the number of types of combinations are possible. The MDDI link rate by the maximum serial rate and the number of data used for the restrictions. The data rate may include, but are not limited to, the following Table II and III, those items listed....
In order to achieve the application for the user experience and useful interfaces, portable digital data interface (MDDI, Mobile Digital Data Interface) supports a variety of clients and display information, audio converter, keyboard, pointing device, and can be integrated into mobile communications, computing or display device, or to work with a variety of other input / output devices, and control information, and combinations thereof. The MDD interface is designed to accommodate a variety of potential types of data stream, the data streams using the minimum number of cables or wires in the forward or reverse link direction between the host and client transmission. Synchronous and asynchronous stream flow (updated) are able to support. As long as the aggregate data rate is less than or equal to the maximum desired MDDI link rate, the number of types of combinations are possible. The MDDI link rate by the maximum serial rate and the number of data used for the restrictions. The data rate may include, but are not limited to, the following Table II and III, those items listed....
Figure G05814754120061113D000271
Table III
Figure G05814754120061113D000272
Table III...
Embodiments of the present invention is given for the data transmission techniques, the techniques include, but are not limited to: watching a movie (video display and audio); use with limited personal computer personal viewing (graphics display, sometimes combined with video and audio ); on PC, console or play video games on personal devices (motion graphics or synthetic video and audio); using video phones, digital still image camera, or for shooting digital video camcorder images form of device on the Internet "surfing" (low-speed two-way video and audio); using extended with a projector to render the phone or PDA or connected to the video monitor, keyboard, and mouse connected to a desktop docking station expansion; and the use of cellular phones, smart phone or PDA, including wireless pointing device and keyboard data, to enhance productivity or for entertainment....
Embodiments of the present invention is given for the data transmission techniques, the techniques include, but are not limited to: watching a movie (video display and audio); use with limited personal computer personal viewing (graphics display, sometimes combined with video and audio ); on PC, console or play video games on personal devices (motion graphics or synthetic video and audio); using video phones, digital still image camera, or for shooting digital video camcorder images form of device on the Internet "surfing" (low-speed two-way video and audio); using extended with a projector to render the phone or PDA or connected to the video monitor, keyboard, and mouse connected to a desktop docking station expansion; and the use of cellular phones, smart phone or PDA, including wireless pointing device and keyboard data, to enhance productivity or for entertainment....
MDDI signal frame rate of the named public (CFR) concept for basic signaling protocol or structure. Supports the idea that the common frame rate can be used to obtain a plurality of through flow rate of the clock or the transmission frame timing of the sub-frame header packet to the synchronous data streams simultaneously sync pulse. Sub-frame header packet transmission rate of the common frame rate. Client device can use this common frame rate as a time reference. By reducing the sub-frame header for transmission overhead, low CFR increases channel efficiency. On the other hand, a high CFR to reduce the waiting time, and allows a smaller elastic data buffer for audio samples. CFR interface of the present invention is of dynamic programming, and can be set to suit the particular application for use in multiple simultaneous streams of multiple values. In other words, according to need, select the CF values ​​optimally adapted to a given client and the host structure....
MDDI signal frame rate of the named public (CFR) concept for basic signaling protocol or structure. Supports the idea that the common frame rate can be used to obtain a plurality of through flow rate of the clock or the transmission frame timing of the sub-frame header packet to the synchronous data streams simultaneously sync pulse. Sub-frame header packet transmission rate of the common frame rate. Client device can use this common frame rate as a time reference. By reducing the sub-frame header for transmission overhead, low CFR increases channel efficiency. On the other hand, a high CFR to reduce the waiting time, and allows a smaller elastic data buffer for audio samples. CFR interface of the present invention is of dynamic programming, and can be set to suit the particular application for use in multiple simultaneous streams of multiple values. In other words, according to need, select the CF values ​​optimally adapted to a given client and the host structure....
Table IV
Figure G05814754120061113D000291
Using a simple programmable M / N counter structure can easily calculate the fraction of bytes per sub-frame. For example, two 27-byte by sending a sub-frame, each followed by a sub-frame of 26 bytes, and thus can achieve 26-2/3 bytes per sub-frame count. CF can choose a smaller rate to produce the integer number of bytes of each subframe. However, in general, the larger audio sample FIFO buffer than the desired area, the present invention is used for part or all of the embodiments of the integrated circuit chip or electronic module in a simple hardware implementation using the M / N counter needs a smaller area.
Description of different types of data transfer rate and data of an exemplary application of a karaoke OK system. For Kara OK system, the end-user or multiple end users sing along with the music video program. The song's lyrics displayed on the screen somewhere, usually in the bottom of the screen, so the user knows the words to sing, and generally know the timing of the song. This application does not need to frequently update the graphics video display, and the one or more users of voice and stereo audio streams mixed.
If a common frame rate 300Hz, then each sub-frame comprising: a forward link to the client via the 92,160 bytes of video content and 588 bytes of audio content (based on 147 16 stereo - bit samples) and sent back from the microphone mobile Kara OK machine average of 26.67 (26-2/3) bytes of voice. The host and client (there may be headband display) asynchronous packet sent between. This includes the lyrics text being the time period of one second interval or 1/30 of the bottom quarter of the screen height update, and when the lyrics are being updated is not in subframe transmitted various other control and status commands .
Table V shows for karaoke OK instance, in the sub-frame how to distribute data. The total rate selection will be used to approximately 279Mbps. Slightly higher than the allowable transmission rate of 280Mbps per sub-frame about another 400 bytes of data, thus allowing the use of occasional control and status information.
Table V
III. High-speed digital data interface system architecture (continued)
E. Link Layer
MDD Interface using high speed serial data signals transmitted data includes a time multiplexed packet stream, wherein the packets one after another link. Even if the device does not transmit the data to be transmitted, MDDI link controller automatically sends usually filler packets, thus maintaining the packet stream. Therefore, the use of a simple packet structure to ensure that the video and audio signals or data streams reliable synchronization timing.
Multiple packet includes a signal called the sub-frame elements (signal element) or a structure, the sub-frame group is included in the signal frame, called the media element or structure. According to the size of each sub-frame and data transfer purposes, the sub-frame includes one or more packets, the media frames contain one or more subframes. Here are used in the embodiment of the largest sub-frame provided by the protocol of about 232-1 or 4,294,967,295 bytes of magnitude, the largest frame size is approximately media 216-1 or 65,535 sub-frames of the order.
A special sub-frame header packet contains a unique identifier of each sub-frame occurs in the beginning, as will be discussed below. When you start the host and the communication between the client, the client identifier is also used to obtain the equipment at the frame timing. Discussed in more detail below obtaining uplink timing.
Typically, the show full-motion video, updated once every medium frame display screen. Display frame rate is the same frame rate of the medium. Depending on the required application, the entire display on the link protocol supports full-motion video, or a static image only supports full-motion video content surrounded by a small area. In some low-power mobile applications, such as viewing web pages or e-mail, just occasionally update the display. In these cases, a single transmission subframe, and then close the link or revoked in order to minimize power consumption link is very useful. The interface also supports features such as three-dimensional visual effects, and treatment Graphics Metafile.
Subframe enables the system to periodically transmit high priority packets. This is done so synchronized streams can occur simultaneously with a minimum amount of data cache coexist. This is supplied to the display of an advantageous embodiment of the process, which allows multiple data streams (video, voice, control, status, indicating the device's high-speed communication data, etc.) basically share a common channel. The interface uses a relatively small number of signaling information. The interface also allows the presence of a specific action in display technologies, such as for CRT monitor horizontal sync pulses and blanking interval (blanking intervals), or other client-specific - technical movements.
F. Link Controller
Figures 5 and 6 in MDDI link controller shown in a fully digital implementation in accordance way to manufacture or assembly, which does not include to receive MDDI data and strobe signals of the differential line receiver. However, for example, when making CMOS type IC, the differential line drivers and receivers can even together with the link controller integrated circuit is implemented in the same figure. No analog functions or phase-locked loop (PLL) to recover or realize the bit link controller hardware. In addition to incorporating state machine for the link synchronization client interfaces, host and client link controller contains very similar functionality. Accordingly, the present embodiment allows the invention to create a single controller design or circuit, and it can be configured as a host or client, which is conducive to the application, and in general, this can reduce the manufacturing cost of the link controller ....
Figures 5 and 6 in MDDI link controller shown in a fully digital implementation in accordance way to manufacture or assembly, which does not include to receive MDDI data and strobe signals of the differential line receiver. However, for example, when making CMOS type IC, the differential line drivers and receivers can even together with the link controller integrated circuit is implemented in the same figure. No analog functions or phase-locked loop (PLL) to recover or realize the bit link controller hardware. In addition to incorporating state machine for the link synchronization client interfaces, host and client link controller contains very similar functionality. Accordingly, the present embodiment allows the invention to create a single controller design or circuit, and it can be configured as a host or client, which is conducive to the application, and in general, this can reduce the manufacturing cost of the link controller ....
A. Frame structure
Figure 7 illustrates a method for implementing the packet transmission in the forward link communication signal protocol or frame structure. Shown in Figure 7, the information or digital data is grouped into elements known as packet (element). Then, a plurality of packets and are combined together to form a so-called "sub-frames", and a plurality of sub-frames and are combined together to form a "media" frame. In order to control the formation of frames and sub-frames transmitted in each sub-frame from a dedicated packet having a predetermined, the packet is called a sub-frame header packet (SHP).
Selection of the host device to transmit for a given data rate. The host device can be based on the maximum transmission capacity of the host, the host back from the information source (retrieve) data, and the client or the data will be transmitted to the maximum capacity of the other devices, and dynamically change the rate.
Designed to, or capable of MDDI or signaling protocol of the invention to work together receiver client device can be queried by the host to determine that the client can use the maximum or the current maximum data transfer rate, or you can use the default slower minimum rate and the available data types and supported features. This information can use the display capability Packet (DCP) to send, as will be further discussed. The client display device, the interface can be used with preselected minimum data rate or within a minimum data rate of transmission data or communicate with other devices, and the host will use the data rate within this range perform queries to determine the client device full capacity....
Designed to, or capable of MDDI or signaling protocol of the invention to work together receiver client device can be queried by the host to determine that the client can use the maximum or the current maximum data transfer rate, or you can use the default slower minimum rate and the available data types and supported features. This information can use the display capability Packet (DCP) to send, as will be further discussed. The client display device, the interface can be used with preselected minimum data rate or within a minimum data rate of transmission data or communicate with other devices, and the host will use the data rate within this range perform queries to determine the client device full capacity....
When the frame is not in the book (more) packet to be transmitted, or when the host can not be sufficient to keep up (keep pace) forward link data rate of the selected transmission rate, the host sends a packet padding . Since each sub-frame header packet from the sub-frame start, so the end of the previous sub-frame includes a sub-frame just before filling the grouping (probably padding packet). Carrying data packets in the lack of space in the case of padding packet may be the last packet in a sub-frame, or in the immediately previous (next previous) at the end of the sub-frame and in the previous sub-frame header packet. In the host device, the control operation of the task is to ensure that the sub-frame for each packet to be transmitted in a subframe are retained there is enough space. Also, once the host device starts to send data packets, the host must be able to successfully make a complete frame of the packet size, and can not cause data underrun (under-run) case....
An aspect of the embodiment, the sub-frame transmission has two modes. One mode is a periodic sub-frame mode, or periodic time element (periodic timing epochs), for the transmission of live broadcast video and audio streams. In this mode, the frame length is defined as the handle is nonzero. The second mode is asynchronous or aperiodic mode in which when there is new information only when using the frame to the bitmap data to the client. This mode is selected by the sub-frame header packet frame size is set to zero in the handle-defined. Using periodic mode, when the client and forward link frame structure synchronization, you can start sub-frame packet reception. This corresponds to Figure 49 or as hereinafter discussed in the state diagram of Figure 63 the definition of "synchronization (in sync)" state. In the asynchronous non-periodic sub-frame mode, the receipt of the first sub-frame header packet after the beginning of reception....
An aspect of the embodiment, the sub-frame transmission has two modes. One mode is a periodic sub-frame mode, or periodic time element (periodic timing epochs), for the transmission of live broadcast video and audio streams. In this mode, the frame length is defined as the handle is nonzero. The second mode is asynchronous or aperiodic mode in which when there is new information only when using the frame to the bitmap data to the client. This mode is selected by the sub-frame header packet frame size is set to zero in the handle-defined. Using periodic mode, when the client and forward link frame structure synchronization, you can start sub-frame packet reception. This corresponds to Figure 49 or as hereinafter discussed in the state diagram of Figure 63 the definition of "synchronization (in sync)" state. In the asynchronous non-periodic sub-frame mode, the receipt of the first sub-frame header packet after the beginning of reception....
The following description of the embodiments implemented by the provisions of the communication or signaling protocol used for transferring data or the methods and means of packet format or structure should remember is that the interface is extensible, you can add additional groups as needed structure. The packet on its function in the interface that they send or related commands, information, values, or data concerned, is marked or divided into different "packet type." Therefore, for a packet to be transmitted to manipulate a given data packet and, for each packet type represents a predefined packet structure. Obviously, the packet can have a preselected length, or according to their respective functions or dynamic variable with a variable length. The packet can have a different name, although still achieved the same function as in the protocol process of the received standard protocol going change occurs in the case. For a variety of packet byte or multi-byte value to be configured (8 or 16-bit) unsigned integers. Summary packets used and their "Type" specifies the type in accordance with the order listed in Table VI-1 to VI-4 shows the results....
The following description of the embodiments implemented by the provisions of the communication or signaling protocol used for transferring data or the methods and means of packet format or structure should remember is that the interface is extensible, you can add additional groups as needed structure. The packet on its function in the interface that they send or related commands, information, values, or data concerned, is marked or divided into different "packet type." Therefore, for a packet to be transmitted to manipulate a given data packet and, for each packet type represents a predefined packet structure. Obviously, the packet can have a preselected length, or according to their respective functions or dynamic variable with a variable length. The packet can have a different name, although still achieved the same function as in the protocol process of the received standard protocol going change occurs in the case. For a variety of packet byte or multi-byte value to be configured (8 or 16-bit) unsigned integers. Summary packets used and their "Type" specifies the type in accordance with the order listed in Table VI-1 to VI-4 shows the results....
Table VI-1
Link Control Packet
Group Name Packet type Forward effective Reverse effective
Reverse effective...   15359   x
Reverse effective...   0   x   x
Reverse link encapsulation packet   65   x
Link down grouping   69   x
Monitor power status grouping   75   x
Forward audio channel to enable packet   78   x
Packet switching execution type   77   x
Round trip delay measurement packet   82   x
Deviation from calibration forward link packet   83   x
Table VI-2
Table VI-2...
Table VI-2... Packet type Forward effective Reverse effective
Video stream packets   16   x   x
Audio stream packet   32   x   x
Stream packets reserved   1-15,18-31,33-35   x   x
User-defined stream packets   56-63   x   x
Color mapping grouping   64   x   x
Reverse audio sampling rate packet   79   x
Enable transparent color grouping   81   x
Table VI-3
Client Status and Control Packet
Group Name Packet type Forward effective Reverse effective
Clients ability grouping   66   x
Keyboard data packet   67   x   x
Pointing device data packet   68   x   x
Grouping client requests and status   70   x
Digital Content Protection Packet overhead   80   x   x
VCP feature request packet   128   x
VCP characteristic reply packet   129   x
Set VCP feature grouping   130   x
Request valid parameter grouping   131   x
Effective parameter response packet   132   x
Specific status request packet   138   x
Acknowledge active list grouping   139   x
Packet processing delay parameter grouping   140   x
Personal display ability grouping   141   x
Error Reporting client group   142   x
Scalable video streaming ability grouping   143   x
Client Identification grouping   144   x
Optional Display ability grouping   145   x
Register Access Packet   146   x   x
Table VI-4
Advanced graphics and display grouping
Group Name Packet type Forward effective Reverse effective
Bit block transfer packet   71   x
Padding packet bitmap area   72   x
Bitmap pattern fills grouping   73   x
Read the frame buffer packet   74   x
Scalable video streaming ability grouping   143   x
Scalable video streaming to establish a packet   136   x
Scalable video streaming confirmation packet   137   x
Scalable video stream packets   18   x
According to the other discussed herein will be apparent that, although the external mode operation, the sub-frame header, filler, reverse encapsulation, link down, the clients capabilities, and the client requests and the state of each packet a is considered very important, even in many embodiments of the communication interface is needed. However, for the internal mode operation, the reverse encapsulated packet, link down, the clients capabilities, and the client request and status packet will or is likely to be considered optional. Doing so creates yet another type of MDD Interface protocol which allows the use of a reduced set of the communication packet with a very high speed to transfer the data, and accordingly to simplify the control and timing....
Packet has a common basic structure or overall set of minimum fields, the field includes a minimum packet length field, a packet type field, a data field and a CRC field byte, the content is shown in Figure 8. Shown in Figure 8, the packet length field contains a number of byte values ​​or information in the form of the total number of bits used to specify the packet, or the packet length field specifies the length between and CRC fields. In one embodiment, the packet length field contains a 16-bit or 2-byte wide, unsigned integer, which illustrates the packet length. Another packet type field is a field number, which indicates the information contained within the packet type. In an exemplary embodiment, the packet type field is a 16-bit or 2-byte wide, with a 16-bit unsigned integer value, and the instructions for the display of these data types capabilities, handoff, video or audio streams, status, and so on....
The third field is the data byte field that contains the host and client devices as part of the packet bit transmitted, or transmitted, or data. According to the specific type of data to be transmitted for each packet type specific definition of the data format, and the packet format can be divided into a series of additional fields, each with its own format requirements. That is, each packet type will have this part or fields defined format. The last field is the CRC field, which is included in the data byte, the packet type and packet length field calculated on a 16-bit cyclic redundancy check results, the results are used to confirm the integrity of the information in the packet. In other words, this result is in addition to other than the CRC field itself calculated on the entire packet. Clients usually stored CRC errors detected by the total count, and the status of the client request and this packet count reported to the host (see below)....
The third field is the data byte field that contains the host and client devices as part of the packet bit transmitted, or transmitted, or data. According to the specific type of data to be transmitted for each packet type specific definition of the data format, and the packet format can be divided into a series of additional fields, each with its own format requirements. That is, each packet type will have this part or fields defined format. The last field is the CRC field, which is included in the data byte, the packet type and packet length field calculated on a 16-bit cyclic redundancy check results, the results are used to confirm the integrity of the information in the packet. In other words, this result is in addition to other than the CRC field itself calculated on the entire packet. Clients usually stored CRC errors detected by the total count, and the status of the client request and this packet count reported to the host (see below)....
During the transmission of the packet, the first field is the least significant bit (LSB) start transmission, and finally to transmit the most significant bit (MSB) ends. Byte length more than one parameter is transmitted least significant byte, the length thus obtained is greater than 8 bits for transmission parameter bit transfer mode, and the LSB is transmitted first bit shorter parameter transfer mode using the same. Each data field usually grouped below according to the order defined in subsequent paragraphs to transmit, the first field of the first transmission list, and the last field of the last transfer is described. In Type 1, Type 2, Type 3 or Type 4 mode, any one of these mode, MDDI_Data0 signal path with data transmission on the interface bytes '0 'bit is aligned....
When manipulating data to display, the pixel array data in accordance with the first line, and then follow the column to transfer, as the field of electronic technology perform as normal. In other words, the same line in the bitmap of all the pixels appear in the order transmitted, the left-most pixel transmitted first and the rightmost pixel last transfer. Rightmost pixel in a row after completing the transfer, and then follow the order of the next pixel is the next line of the leftmost pixel. For most monitors, the pixel line is normally in the order from top to bottom to transmit, but can be configured to use other. Further, in the process of working with bitmaps, the conventional approach is the approach followed here is the upper left corner of the bitmap, or offset for the location marked "0, 0" to define the reference point. When approximate the respective right and bottom of the bitmap, the bitmap is used to define or determine the position in the X and Y coordinates increase in value. The first row and first column (top left corner of the image) from the index value zero start. From the user's perspective when viewing the monitor, the image on the right toward the X coordinate value increases toward the bottom of the image value of the Y coordinate increases....
When manipulating data to display, the pixel array data in accordance with the first line, and then follow the column to transfer, as the field of electronic technology perform as normal. In other words, the same line in the bitmap of all the pixels appear in the order transmitted, the left-most pixel transmitted first and the rightmost pixel last transfer. Rightmost pixel in a row after completing the transfer, and then follow the order of the next pixel is the next line of the leftmost pixel. For most monitors, the pixel line is normally in the order from top to bottom to transmit, but can be configured to use other. Further, in the process of working with bitmaps, the conventional approach is the approach followed here is the upper left corner of the bitmap, or offset for the location marked "0, 0" to define the reference point. When approximate the respective right and bottom of the bitmap, the bitmap is used to define or determine the position in the X and Y coordinates increase in value. The first row and first column (top left corner of the image) from the index value zero start. From the user's perspective when viewing the monitor, the image on the right toward the X coordinate value increases toward the bottom of the image value of the Y coordinate increases....
Bitmap and the relationship between the display window in the computer and electronic fields, the Internet and other electronic communications well known in the related fields. Therefore, these principles are not given here for further discussion or explanation.
C. Group Definition
1 sub-frame header packet
Sub-frame header packet is a first subframe of each packet, and has a basic structure shown in Figure 9. Sub-frame header packet for host - client synchronization, each host should be able to generate this subgroup, while each client should be able to receive and interpret the packet. As can be seen in Figure 9, as this type of packet typically is configured to sequentially with packet length, packet type, unique word, Reserved 1, Sub-Frame Length, Protocol Version, Sub-frame count and frame count field of the media . In one embodiment, a packet of this type usually identified as type 15359 (hexadecimal 0x3bff) packet, and a 20-byte pre-selected fixed length, not including the packet length field.
The packet type field, and the only word to use two-byte value field are (16-bit unsigned integer). 4 bytes of these two fields are combined to form a good autocorrelation unique 32-bit words. In one embodiment, the actual unique word is 0x005a3bff, wherein the packet type as the lower 16 bits are transmitted first and then transmitted up to 16 bits.
Retained a 2-byte field contains the space reserved for future use, and in general be configured here all bits are set to zero. It is an object of this field is 2 bytes make up the 16-bit word address field is aligned, so that 4-byte field is aligned with the 32-bit word address. Least significant byte reserved to indicate whether the host can access multiple client devices. The value of this byte is reserved to zero to indicate that the host can only be associated with a single client devices to work together.
Retained a 2-byte field contains the space reserved for future use, and in general be configured here all bits are set to zero. It is an object of this field is 2 bytes make up the 16-bit word address field is aligned, so that 4-byte field is aligned with the 32-bit word address. Least significant byte reserved to indicate whether the host can access multiple client devices. The value of this byte is reserved to zero to indicate that the host can only be associated with a single client devices to work together....
Retained a 2-byte field contains the space reserved for future use, and in general be configured here all bits are set to zero. It is an object of this field is 2 bytes make up the 16-bit word address field is aligned, so that 4-byte field is aligned with the 32-bit word address. Least significant byte reserved to indicate whether the host can access multiple client devices. The value of this byte is reserved to zero to indicate that the host can only be associated with a single client devices to work together....
Sub-frame Count field contains 2 bytes, specify a number, the number indicates the frame from the media has been transmitted at the beginning of the number of sub-frames number. The first media frame subframes frame count to zero. Media last frame n-1 sub-frame has a value, where n is a subframe of each frame the number of media. Sub-frame Count field value is equal to the previous sub-frame transmitted in the packet count plus one subframe. It should be noted that if the subframe length is set equal to zero (indicating a non-periodic sub-frame), then the sub-frame count must also be set equal to zero.
Sub-frame Count field contains 2 bytes, specify a number, the number indicates the frame from the media has been transmitted at the beginning of the number of sub-frames number. The first media frame subframes frame count to zero. Media last frame n-1 sub-frame has a value, where n is a subframe of each frame the number of media. Sub-frame Count field value is equal to the previous sub-frame transmitted in the packet count plus one subframe. It should be noted that if the subframe length is set equal to zero (indicating a non-periodic sub-frame), then the sub-frame count must also be set equal to zero....
Sub-frame Count field contains 2 bytes, specify a number, the number indicates the frame from the media has been transmitted at the beginning of the number of sub-frames number. The first media frame subframes frame count to zero. Media last frame n-1 sub-frame has a value, where n is a subframe of each frame the number of media. Sub-frame Count field value is equal to the previous sub-frame transmitted in the packet count plus one subframe. It should be noted that if the subframe length is set equal to zero (indicating a non-periodic sub-frame), then the sub-frame count must also be set equal to zero....
Padding packet is no other information can be used in the forward or reverse link transmission, sent to the client device or from the client device transmits a packet. Recommended filler packets have a minimum length, so that when necessary, the process of sending the other packets having the largest flexibility. The sub-frame or a reverse link encapsulation packet (see below) at the end, the link controller sets the size of the filler packet to fill the remaining space to maintain packet integrity. When the host or the client does not want to send or exchange information, said filler packet timing for maintaining links useful. Each host and client should be able to send and to receive this packet to make effective use of the interface....
Figure 10 shows a padding packet format and content of an exemplary embodiment. Shown in Figure 10, the structure of this type of packet is a packet length, packet type, filler bytes and CRC fields. In one embodiment, a packet of this type usually identified as Type 0, which indicates that 2-byte type field. Filler byte field comprises a variable number of bits or bytes of the all-zero bit values ​​to allow the filler packet having the desired length. Minimum padding grouping in this field does not contain bytes. That is, the packet includes only the packet length, packet type, and CRC, and in one embodiment, the use of pre-selected fixed length of 6 bytes or a Packet Length value of 4. All the bytes in the packet determines the CRC value including the packet length, but in other packet type, the packet length is excluded....
Figure 10 shows a padding packet format and content of an exemplary embodiment. Shown in Figure 10, the structure of this type of packet is a packet length, packet type, filler bytes and CRC fields. In one embodiment, a packet of this type usually identified as Type 0, which indicates that 2-byte type field. Filler byte field comprises a variable number of bits or bytes of the all-zero bit values ​​to allow the filler packet having the desired length. Minimum padding grouping in this field does not contain bytes. That is, the packet includes only the packet length, packet type, and CRC, and in one embodiment, the use of pre-selected fixed length of 6 bytes or a Packet Length value of 4. All the bytes in the packet determines the CRC value including the packet length, but in other packet type, the packet length is excluded....
Video stream packets carry video data to update typically display device, a generally rectangular region. The size of this area can be as small as a single pixel, or as big as the entire display. There can be almost unlimited number of streams be simultaneously displayed, but limited by system resources, because the video stream packet contains a stream displays all the necessary context. Figure 11 shows a video stream packet (Video Data Format Descriptor) format to an embodiment. Shown in Figure 11, in one embodiment, the structure of this type of packet has a packet length (2 bytes), Packet Type, bClient ID, the video data descriptor, the pixel display properties, X left edge, Y Top along, X Right along, Y along the bottom, X and Y start, pixel count, the parameters CRC, the pixel data and CRC fields. Usually this type of packet is identified as Type 16, in 2-byte type field indicates. In one embodiment, the client using the client capability packet, RGB, Monochrome, and Y Cr Cb capability field to indicate the ability to receive the video stream packets....
Video stream packets carry video data to update typically display device, a generally rectangular region. The size of this area can be as small as a single pixel, or as big as the entire display. There can be almost unlimited number of streams be simultaneously displayed, but limited by system resources, because the video stream packet contains a stream displays all the necessary context. Figure 11 shows a video stream packet (Video Data Format Descriptor) format to an embodiment. Shown in Figure 11, in one embodiment, the structure of this type of packet has a packet length (2 bytes), Packet Type, bClient ID, the video data descriptor, the pixel display properties, X left edge, Y Top along, X Right along, Y along the bottom, X and Y start, pixel count, the parameters CRC, the pixel data and CRC fields. Usually this type of packet is identified as Type 16, in 2-byte type field indicates. In one embodiment, the client using the client capability packet, RGB, Monochrome, and Y Cr Cb capability field to indicate the ability to receive the video stream packets....
12A-12E are shown above for the realization of an exemplary video data descriptor fields used in the operation of the format and content. In Figure 12A-12E, the Video Data Format Descriptor field contains a 16-bit unsigned integer of 2 bytes, a packet that describes the current pixel in the current flow within the data format of each pixel. Different video stream packets may use different pixel data formats, ie, video data format descriptor different values, the same, the flow (display region) in the work process (on-the-fly) to change its data format. Pixel data format should comply defined by the client capability packet to at least one client group valid format. Only in this group of pixel format implicit in the use of a particular video stream period, no longer continue to use the same format when the video data format descriptor only define the current packet pixel format....
12A to 12D illustrate Video Data Format Descriptor was coded. As used in these figures, as, and in this embodiment, when the bit [15:13] is equal to '000 ', as shown in 12A, then the video packet including the color pixel array, wherein each pixel The number of bits by the video data format descriptor word bits 3 to 0 is defined. Bit 11-4 is normally reserved for future use or for other applications, and in this case is set to zero. When bit [15:13] is equal to the value into '001 ', as shown in 12B, then the video packet includes a color pixel array in which each pixel by the color map (palette) to specify one color. In this case, the Video Data Format Descriptor word bits 5-0 defines the number of bits per pixel, and bits 11-6 are usually retained for future use or application, and these bits are set to zero. When bit [15:13] is equal to the value into '010 ', as shown in 12C, then the video packet including the color pixel array, wherein each pixel of red bits 11-8 defined by the bit per pixel, green median 7-4 defined, and each median pixel of blue is defined bits 3-0. In this case, the total number of bits for each pixel in the red, green and blue and the number of bits used....
12A to 12D illustrate Video Data Format Descriptor was coded. As used in these figures, as, and in this embodiment, when the bit [15:13] is equal to '000 ', as shown in 12A, then the video packet including the color pixel array, wherein each pixel The number of bits by the video data format descriptor word bits 3 to 0 is defined. Bit 11-4 is normally reserved for future use or for other applications, and in this case is set to zero. When bit [15:13] is equal to the value into '001 ', as shown in 12B, then the video packet includes a color pixel array in which each pixel by the color map (palette) to specify one color. In this case, the Video Data Format Descriptor word bits 5-0 defines the number of bits per pixel, and bits 11-6 are usually retained for future use or application, and these bits are set to zero. When bit [15:13] is equal to the value into '010 ', as shown in 12C, then the video packet including the color pixel array, wherein each pixel of red bits 11-8 defined by the bit per pixel, green median 7-4 defined, and each median pixel of blue is defined bits 3-0. In this case, the total number of bits for each pixel in the red, green and blue and the number of bits used....
Yn, Yn +1, Yn +2 and Yn +3 in a single row from left to right, the four successive pixel luminance values. If the packet in the stream line of the positioning of the window in the presence of an odd number of pixels (X-X left along the right edge +1), then corresponds to the last pixel in each row will be followed by a Y value is followed by the first pixel of the next line Cb value, and does not send the last pixel in the row Cr values. Recommend using Y Cb Cr format window has an even number of pixels wide. Pixel data packet should contain an even number of pixels. In the pixel data of the last pixel corresponding to the video stream packet header in the window specified in the row of the last pixel in the case, i.e., when the pixel data of the last pixel in the X position is equal to X Right edge, the pixel data may contain an odd or even number pixels....
Yn, Yn +1, Yn +2 and Yn +3 in a single row from left to right, the four successive pixel luminance values. If the packet in the stream line of the positioning of the window in the presence of an odd number of pixels (X-X left along the right edge +1), then corresponds to the last pixel in each row will be followed by a Y value is followed by the first pixel of the next line Cb value, and does not send the last pixel in the row Cr values. Recommend using Y Cb Cr format window has an even number of pixels wide. Pixel data packet should contain an even number of pixels. In the pixel data of the last pixel corresponding to the video stream packet header in the window specified in the row of the last pixel in the case, i.e., when the pixel data of the last pixel in the X position is equal to X Right edge, the pixel data may contain an odd or even number pixels....
Shown in the drawings, for all five formats, designated as "P" 12 illustrates a pixel data bit is sampled pixel data packed, or byte-aligned pixel data. The value in this field to '0 'indicates that the pixel data of each pixel in the field with the MDD interface byte boundary byte aligned. A value of '1 'indicates that the pixel data of each pixel for each pixel and each color package, which relative to the pixel color of the previous pixel, or no unused bits. More specifically, Figure 13 illustrates the alignment byte packed pixel format and pixel difference between data formats, which can be clearly seen the data byte aligned data left unused portion of the subframe, which is packaged pixel format is not left unused portion of the case relative....
Shown in the drawings, for all five formats, designated as "P" 12 illustrates a pixel data bit is sampled pixel data packed, or byte-aligned pixel data. The value in this field to '0 'indicates that the pixel data of each pixel in the field with the MDD interface byte boundary byte aligned. A value of '1 'indicates that the pixel data of each pixel for each pixel and each color package, which relative to the pixel color of the previous pixel, or no unused bits. More specifically, Figure 13 illustrates the alignment byte packed pixel format and pixel difference between data formats, which can be clearly seen the data byte aligned data left unused portion of the subframe, which is packaged pixel format is not left unused portion of the case relative....
Audio stream packets carry the audio system to play through the client, or a separate audio rendering device for audio data. You can put different audio streams audio system assigned to separate audio channels, such as: front left, front right, center, left rear and right rear, depending on the audio system being used on the type. To include an enhanced spatial sound headphones provide all the signal processing audio channels. The client using the client capability packet audio channels and the audio sample rate capability field to indicate the ability to receive the audio stream packet. Figure 14 illustrated in the audio stream packet format.
% E5% A6% 82% E5% 9B% BE14% E6% 89% 80% E7% A4% BA% EF% BC% 8C% E5% 9C% A8% E4% B8% 80% E4% B8% AA% E5 % AE% 9E% E6% 96% BD% E4% BE% 8B% E4% B8% AD% E5% B0% 86% E8% BF% 99% E7% A7% 8D% E7% B1% BB% E5% 9E % 8B% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E6% 9E% 84% E9% 80% A0% E4% B8% BA% E5% 85% B7% E6% 9C% 89 % E5% 88% 86% E7% BB% 84% E9% 95% BF% E5% BA% A6% E3% 80% 81% E5% 88% 86% E7% BB% 84% E7% B1% BB% E5 % 9E% 8B% E3% 80% 81bClient% C2% A0ID% E3% 80% 81% E9% 9F% B3% E9% A2% 91% E9% 80% 9A% E9% 81% 93ID% E3% 80% 81 % E4% BF% 9D% E7% 95% 991% E3% 80% 81% E9% 9F% B3% E9% A2% 91% E9% 87% 87% E6% A0% B7% E8% AE% A1% E6 % 95% B0% E3% 80% 81% E6% AF% 8F% E4% B8% AA% E9% 87% 87% E6% A0% B7% E7% 9A% 84% E4% BD% 8D% E5% 8F % 8A% E5% 85% B6% E6% 89% 93% E5% 8C% 85% E3% 80% 81% E9% 9F% B3% E9% A2% 91% E9% 87% 87% E6% A0% B7 % E9% 80% 9F% E7% 8E% 87% E3% 80% 81% E5% 8F% 82% E6% 95% B0CRC% E3% 80% 81% E6% 95% B0% E5% AD% 97% E9 % 9F% B3% E9% A2% 91% E6% 95% B0% E6% 8D% AE% E5% 92% 8C% E9% 9F% B3% E9% A2% 91% E6% 95% B0% E6% 8D % AECRC% E5% AD% 97% E6% AE% B5% E3% 80% 82% E5% 9C% A8% E4% B8% 80% E4% B8% AA% E5% AE% 9E% E6% 96% BD % E4% BE% 8B% E4% B8% AD% EF% BC% 8C% E9% 80% 9A% E5% B8% B8% E5% B0% 86% E8% BF% 99% E7% A7% 8D% E7 % B1% BB% E5% 9E% 8B% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E6% A0% 87% E8% AF% 86% E4% B8% BA% E7% B1 % BB% E5% 9E% 8B32% E5% 88% 86% E7% BB% 84% E3% 80% 82
bClient ID field contains the reserved client ID 2 bytes of information, such as previously used. Reserved 1 field contains are preserved for future use 2 bytes, and is configured to be here all bits set to zero....
Bits per sample and packed field contains an 8-bit unsigned integer in the form of a byte, used to illustrate the audio data packet format. The format is usually 4-0 using bit PCM audio samples to define the number of bits each. Then, bit 5 illustrates a digital audio data samples is being packaged. Figure 15 shows a packaged byte aligned audio samples and the difference between the audio samples, here using a 10 - bit sample. The value '0 'indicates that the digital audio data field for each PCM audio sample and byte aligned MDDI interface byte boundary, and a value of '1' indicates that each successive PCM audio samples are compared to the previous audio sample and packaging. Usually only when bit 4-0 (the number of bits per PCM audio sample) is not defined by the value of a multiple of 8, this bit is valid. Bit 7-6 are reserved for future use, and is usually set to zero....
Bits per sample and packed field contains an 8-bit unsigned integer in the form of a byte, used to illustrate the audio data packet format. The format is usually 4-0 using bit PCM audio samples to define the number of bits each. Then, bit 5 illustrates a digital audio data samples is being packaged. Figure 15 shows a packaged byte aligned audio samples and the difference between the audio samples, here using a 10 - bit sample. The value '0 'indicates that the digital audio data field for each PCM audio sample and byte aligned MDDI interface byte boundary, and a value of '1' indicates that each successive PCM audio samples are compared to the previous audio sample and packaging. Usually only when bit 4-0 (the number of bits per PCM audio sample) is not defined by the value of a multiple of 8, this bit is valid. Bit 7-6 are reserved for future use, and is usually set to zero....
In one embodiment, according to the requirements of various applications encountered, packet types 1 to 15,18 to 31 and 33 to 55 is to be defined stream packets reserved for future versions or variations of the packet protocol used. Compared with other technologies, which is to make the interface more flexible MDD and the face of changing technology and system design is still very useful part.
6 the user-defined stream packets
56-63 Reserved known as a Type 8 data stream types, for use in proprietary applications, these types of data streams may be defined by the device manufacturer to be used in conjunction with the MDDI link. These packets are called user-defined stream packets. This grouping can be used for any purpose, but the host and client to understand or know only in extraordinary circumstances such use results should only use this grouping. These packets will flow parameters and data types of the concrete realization of this definition is left to explore its use packet type or specific equipment manufacturers. User-defined stream packets transmitted certain exemplary uses of test parameters and test results, calibration data and proprietary plant specific data. Figure 16 shows an embodiment for the user-defined stream packet format. Shown in Figure 16, the structure of this type of packet is a packet length (2 bytes), Packet Type, bClient ID number, Stream Parameters, Parameter CRC, Stream Data CRC field data and streaming....
56-63 Reserved known as a Type 8 data stream types, for use in proprietary applications, these types of data streams may be defined by the device manufacturer to be used in conjunction with the MDDI link. These packets are called user-defined stream packets. This grouping can be used for any purpose, but the host and client to understand or know only in extraordinary circumstances such use results should only use this grouping. These packets will flow parameters and data types of the concrete realization of this definition is left to explore its use packet type or specific equipment manufacturers. User-defined stream packets transmitted certain exemplary uses of test parameters and test results, calibration data and proprietary plant specific data. Figure 16 shows an embodiment for the user-defined stream packet format. Shown in Figure 16, the structure of this type of packet is a packet length (2 bytes), Packet Type, bClient ID number, Stream Parameters, Parameter CRC, Stream Data CRC field data and streaming....
Grouping specifications for color maps presented to the client color color mapping lookup table. Some applications may require more than a single packet to a larger amount of data transmitted color mapping. In this case, as described below by using the offset and length fields, can transmit a plurality of color map packets, each color has a color map maps packets are different subsets. Figure 17 shows an embodiment of the color mapping format of the packet. Shown in Figure 17, the structure of this type of packet is a packet length, packet type, hClient ID, color map item count, color mapping offset parameters CRC, Color Map Data, and Data CRC fields. In one embodiment, a packet of this type usually identified as Type 64 packet (Video Data Format and Color Map Packet), if the packet type field (2 bytes) as described in. Clients use the client's color mapping ability grouping in size and color mapping Width field to indicate the color mapping packet reception capability....
Grouping specifications for color maps presented to the client color color mapping lookup table. Some applications may require more than a single packet to a larger amount of data transmitted color mapping. In this case, as described below by using the offset and length fields, can transmit a plurality of color map packets, each color has a color map maps packets are different subsets. Figure 17 shows an embodiment of the color mapping format of the packet. Shown in Figure 17, the structure of this type of packet is a packet length, packet type, hClient ID, color map item count, color mapping offset parameters CRC, Color Map Data, and Data CRC fields. In one embodiment, a packet of this type usually identified as Type 64 packet (Video Data Format and Color Map Packet), if the packet type field (2 bytes) as described in. Clients use the client's color mapping ability grouping in size and color mapping Width field to indicate the color mapping packet reception capability....
In an exemplary embodiment, the reverse link encapsulation packet used to transmit data in the reverse direction. Sending a forward link packets, and about the middle of this packet it changes MDDI link operation or turning (conveying direction), so that the packet can be transmitted in the reverse direction. Figure 18 shows an embodiment of the reverse link encapsulation packet format. Shown in Figure 18, the structure of this type of packet is a packet length, packet type, hCLient ID, the reverse link flag, reverse rate divisor, steering (Turn-Around) 1 length, steering 2 Length, Parameter CRC , Zero 1, turn 1, the reverse data packet, steering 2 and Zero 2. In one embodiment, a packet of this type usually identified as Type 65 packet. For external mode for each host must be able to generate the packet and receiving data, each client must be able to receive and send data to the host. Way to achieve this grouping is optional for internal models, but the reverse link encapsulation packet for the host to receive data from the client....
In an exemplary embodiment, the reverse link encapsulation packet used to transmit data in the reverse direction. Sending a forward link packets, and about the middle of this packet it changes MDDI link operation or turning (conveying direction), so that the packet can be transmitted in the reverse direction. Figure 18 shows an embodiment of the reverse link encapsulation packet format. Shown in Figure 18, the structure of this type of packet is a packet length, packet type, hCLient ID, the reverse link flag, reverse rate divisor, steering (Turn-Around) 1 length, steering 2 Length, Parameter CRC , Zero 1, turn 1, the reverse data packet, steering 2 and Zero 2. In one embodiment, a packet of this type usually identified as Type 65 packet. For external mode for each host must be able to generate the packet and receiving data, each client must be able to receive and send data to the host. Way to achieve this grouping is optional for internal models, but the reverse link encapsulation packet for the host to receive data from the client....
The host disable its MDDI data signal line driver, and usually turn a field to ensure the final one before they are completely disabled, and then, turning to re-enable it during two field line driver, and usually two fields to ensure that the steering the last one before they are completely enabled. The client reads turning length parameter, and in turn to a field in the last one immediately after the data signal to the host drive. That is, below and elsewhere in the description for the content of the packet, as in some of MDDI strobe rising edge, the client of the new data according to the clock input (clock into) link. The client uses the length of the packet length and the steering parameters may be used to understand the length of time the host sends the packet. When there is no data to send to the host, the client can send padding grouping or data line drive to the zero state. If the data lines are driven to zero, then the host will be interpreted as having a zero length (not a valid length) of the packet, and the current reverse link encapsulation packet, the host does not receive any packet from the client....
The host disable its MDDI data signal line driver, and usually turn a field to ensure the final one before they are completely disabled, and then, turning to re-enable it during two field line driver, and usually two fields to ensure that the steering the last one before they are completely enabled. The client reads turning length parameter, and in turn to a field in the last one immediately after the data signal to the host drive. That is, below and elsewhere in the description for the content of the packet, as in some of MDDI strobe rising edge, the client of the new data according to the clock input (clock into) link. The client uses the length of the packet length and the steering parameters may be used to understand the length of time the host sends the packet. When there is no data to send to the host, the client can send padding grouping or data line drive to the zero state. If the data lines are driven to zero, then the host will be interpreted as having a zero length (not a valid length) of the packet, and the current reverse link encapsulation packet, the host does not receive any packet from the client....
9 client ability grouping
The host must know to communicate with the client (display) the ability to follow the usual or require optimal way to configure the host to the client's link. To obtain the forward link synchronization is recommended, the display capabilities of the client packet to the host. When using a reverse link encapsulation by the host group in the reverse link flag to a request, you should consider this packet transmission. Client capability packet to the client the ability to inform the host. For external mode is, each host must be able to receive this packet, and every client must be able to send this packet to fully utilize this interface and protocol. Implementation of this packet is optional to the internal model is concerned, this is because in this case, as the monitor, keyboard, or other input / output devices like the ability of clients to be fitted at the time of manufacture, or to a These types of single component or element, it should have been clearly defined and known to the host....
Figure 19 shows an embodiment of a client capability packet format. Shown in Figure 19, with the present embodiment, the structure of this type of packet is a packet length, packet type, retention cClient ID, protocol version, the minimum protocol version, the data rate capability, ability to interface type, an optional number of monitors, Reserved 1, the width of the bitmap, bitmap height and width of the display window, the display window height, color map size, color map RGB Width, RGB capability, color ability to retain 2, Y Cr Cb capacity interval (Bayer) ability to retain 3, the client characteristics, maximum video frame rate, video frame rate, the smallest, the minimal frame rate, audio buffer depth, audio channel capability, audio using the rate capability, audio sample resolution, microphone audio sampling rate, the sampling rate capability of a microphone , keyboard data format, indicating the device data formats, content protection type, manufacturer name, product code, keep 4, serial number, manufacture week, year of manufacture, and the CRC field. In an exemplary embodiment, generally this type of packet identification as Type 66 packet....
Figure 19 shows an embodiment of a client capability packet format. Shown in Figure 19, with the present embodiment, the structure of this type of packet is a packet length, packet type, retention cClient ID, protocol version, the minimum protocol version, the data rate capability, ability to interface type, an optional number of monitors, Reserved 1, the width of the bitmap, bitmap height and width of the display window, the display window height, color map size, color map RGB Width, RGB capability, color ability to retain 2, Y Cr Cb capacity interval (Bayer) ability to retain 3, the client characteristics, maximum video frame rate, video frame rate, the smallest, the minimal frame rate, audio buffer depth, audio channel capability, audio using the rate capability, audio sample resolution, microphone audio sampling rate, the sampling rate capability of a microphone , keyboard data format, indicating the device data formats, content protection type, manufacturer name, product code, keep 4, serial number, manufacture week, year of manufacture, and the CRC field. In an exemplary embodiment, generally this type of packet identification as Type 66 packet....
Keyboard data packet from the client device to send keyboard data to the host. Wireless (or wired) keyboard can be used with various displays or audio devices used in combination, including but not limited headband video display / audio presentation device. Keyboard data packet to several known from similar keyboard keyboard device receives data relay to the host. This packet can also be used on the forward link to send data to the keyboard. Clients use the client capability packet data fields to indicate a keyboard to send and receive data packets keyboard capability....
Keyboard data packet from the client device to send keyboard data to the host. Wireless (or wired) keyboard can be used with various displays or audio devices used in combination, including but not limited headband video display / audio presentation device. Keyboard data packet to several known from similar keyboard keyboard device receives data relay to the host. This packet can also be used on the forward link to send data to the keyboard. Clients use the client capability packet data fields to indicate a keyboard to send and receive data packets keyboard capability....
The bClient ID is a reserved field, as described above, and execute all bytes of the packet CRC. Keyboard Data Format field contains the keyboard data format is used to describe the 2-byte value. Bit 6-0 should the client ability grouping in the same keyboard data format field. This value is not equal to 127. Bit 15-7 are reserved for future use, so now they are set to zero.
11 indicates that the device data packet
Used as a pointing device for data packet from the wireless mouse or other pointing device position information sent from the client to the host methods, structures or means. You can also use the packet data in the forward link will be sent to the pointing device. Figure 21 indicates the device is shown in an exemplary format of a data packet, and the packet format contains data from the device or to indicate a variable number of bytes of information. Shown in Figure 21, the structure of this type of packet is a packet length, packet type, bClient ID, indicating device format, indicating the device data and CRC fields. In an exemplary embodiment, typically in 1-byte type field, this type of packet is identified as Type 68 packet....
Used as a pointing device for data packet from the wireless mouse or other pointing device position information sent from the client to the host methods, structures or means. You can also use the packet data in the forward link will be sent to the pointing device. Figure 21 indicates the device is shown in an exemplary format of a data packet, and the packet format contains data from the device or to indicate a variable number of bytes of information. Shown in Figure 21, the structure of this type of packet is a packet length, packet type, bClient ID, indicating device format, indicating the device data and CRC fields. In an exemplary embodiment, typically in 1-byte type field, this type of packet is identified as Type 68 packet....
The close link packet sent from the host to the client as an MDDI data and used to indicate the strobe will be closed, and enter a low-power "sleep" state of the methods and means. In the static bitmap from the mobile communication device sends to the monitor after, or when no further information needs to be sent from the host to the client, this packet on the closing of the link and save the power is very useful. When the host sends packet again and resume normal operation. The first packet sent after hibernation is a sub-frame header packet. Figure 22 shows the format of the packet client state. Shown in Figure 22, the structure of this type of packet is a packet length, packet type, and CRC, and all zero field. In one embodiment, usually in 1-byte Type field of this type of packet is identified as Type 69 packet, and uses a pre-selected fixed length of 3 bytes....
The close link packet sent from the host to the client as an MDDI data and used to indicate the strobe will be closed, and enter a low-power "sleep" state of the methods and means. In the static bitmap from the mobile communication device sends to the monitor after, or when no further information needs to be sent from the host to the client, this packet on the closing of the link and save the power is very useful. When the host sends packet again and resume normal operation. The first packet sent after hibernation is a sub-frame header packet. Figure 22 shows the format of the packet client state. Shown in Figure 22, the structure of this type of packet is a packet length, packet type, and CRC, and all zero field. In one embodiment, usually in 1-byte Type field of this type of packet is identified as Type 69 packet, and uses a pre-selected fixed length of 3 bytes....
Zero field uses a variable number of bytes to ensure MDDI_Data at a logic zero level long enough to enable the client to disable the line driver before the host can use only MDDI_Stb began to recover clock. Zero field length depends on the transmission link down packet valid interface type, or link mode. For any interface type setting, the whole length of the field zero MDDI_Stb intended to generate 64 pulses. Thus, a variety of interface types fields of all zeros as follows: For Type 1, is 16 bytes; For Type 2, is 32 bytes; For type 3, 64 bytes; For type 4, is 128 bytes.
Use 2-byte CRC field, which contains the length of the packet from the packet type byte 16 CRC.
In low-power sleep mode, all-zero field in the last one after 16 to 48 MDDI_Stb cycle or pulse start disabling said MDDI_Data0 drive a high-impedance state. For Type 2, Type 3 or Type 4 Link, the MDDI_Data0 driver is disabled while, MDDI_Data1 to MDDI_DataPwr7 signals are also placed in a high impedance state. As discussed elsewhere, the host or the client can make MDDI link from hibernation "wake-up", which is the key advances and advantages of the invention.
In the all-zero field have been described in the definition, MDDI_Stb the link closed the MSB of the CRC field of the packet after 64 cycles when the flip, in order to close the client controller. A cycle is a transition from low to high, followed by a transition from high to low or high to low transition, followed by a transition from low to high. After sending the all-zero field, disable hosts MDDI_Stb drive.
13 client request and status packet
Hosts need a little information from the client, so that it can follow the overall optimal way to configure the host to the client's link. Recommended that clients each sub-frame to the host sends a client state groupings. The client should put the packet in a reverse link encapsulation packet to send the first packet in order to reliably ensure the packet is sent to the host. When used by the host in reverse link encapsulation packet flag to request the reverse link packet, the packet can also be realized transfer. Grouping client requests and status reports can be used for error and status to the host. For external mode operation, each host must be able to receive the packet, and every client should be able to send the packet in order to properly and optimize the use of the MDD interface protocol. Also suggested: For internal operation that internal hosts and internal clients, should support the packet, but this is not necessary....
Hosts need a little information from the client, so that it can follow the overall optimal way to configure the host to the client's link. Recommended that clients each sub-frame to the host sends a client state groupings. The client should put the packet in a reverse link encapsulation packet to send the first packet in order to reliably ensure the packet is sent to the host. When used by the host in reverse link encapsulation packet flag to request the reverse link packet, the packet can also be realized transfer. Grouping client requests and status reports can be used for error and status to the host. For external mode operation, each host must be able to receive the packet, and every client should be able to send the packet in order to properly and optimize the use of the MDD interface protocol. Also suggested: For internal operation that internal hosts and internal clients, should support the packet, but this is not necessary....
Said reverse link request field can be used to notify the host of the client in a reverse link encapsulation packet number of bytes required, so that it sends the data back to the host. Host should attempt the reverse link encapsulation packet at least this number of bytes allocated to allow the request. The host can sent in subframe one or more reverse link encapsulation for receiving the data packet. The client can send at any time and status of the client request packet, and the reverse of the host can be interpreted as a request parameter link subframe total number of bytes requested. The following shows how the reverse link data back to the host Additional details and specific examples.
Said reverse link request field can be used to notify the host of the client in a reverse link encapsulation packet number of bytes required, so that it sends the data back to the host. Host should attempt the reverse link encapsulation packet at least this number of bytes allocated to allow the request. The host can sent in subframe one or more reverse link encapsulation for receiving the data packet. The client can send at any time and status of the client request packet, and the reverse of the host can be interpreted as a request parameter link subframe total number of bytes requested. The following shows how the reverse link data back to the host Additional details and specific examples....
Bit block transfer packet is provided for the display area scroll in any direction along the way. The monitor will have this ability ability grouping in the client's ability to monitor characteristics bit 0 Indicator field report capabilities. Figure 24 illustrates an embodiment of the bit block transfer packet format. Shown in Figure 24, the structure of this type of packet is a packet length, packet type, hClient ID, left X value, Y value left, window width, the height of the window, Window X movement, Window Y-moving and CRC fields. Usually this type of packet is identified as Type 71 packet, and uses a 15-byte pre-selected fixed length....
Bit block transfer packet is provided for the display area scroll in any direction along the way. The monitor will have this ability ability grouping in the client's ability to monitor characteristics bit 0 Indicator field report capabilities. Figure 24 illustrates an embodiment of the bit block transfer packet format. Shown in Figure 24, the structure of this type of packet is a packet length, packet type, hClient ID, left X value, Y value left, window width, the height of the window, Window X movement, Window Y-moving and CRC fields. Usually this type of packet is identified as Type 71 packet, and uses a 15-byte pre-selected fixed length....
15 packets filled bitmap area
15 packets filled bitmap area...
15 packets filled bitmap area...
Bitmap pattern fills grouping provides easily put the display area is initialized to a preselected pattern of instruments and structures. A display having this capability on the client a client characteristic ability grouping capability indicator field in bit 2 of the reporting capability. Upper left corner of the fill pattern to be filled and aligned with the upper left corner of the window, unless the horizontal or vertical pattern offset is non-zero. If the window is to be filled wider or higher than the fill pattern, it can be repeated several times horizontally or vertically to fill the pattern window. According to the last repeating pattern on the right or bottom of the cut. If the window is smaller than the fill pattern, you can cut off the right or bottom of the fill pattern to accommodate the window....
Bitmap pattern fills grouping provides easily put the display area is initialized to a preselected pattern of instruments and structures. A display having this capability on the client a client characteristic ability grouping capability indicator field in bit 2 of the reporting capability. Upper left corner of the fill pattern to be filled and aligned with the upper left corner of the window, unless the horizontal or vertical pattern offset is non-zero. If the window is to be filled wider or higher than the fill pattern, it can be repeated several times horizontally or vertically to fill the pattern window. According to the last repeating pattern on the right or bottom of the cut. If the window is smaller than the fill pattern, you can cut off the right or bottom of the fill pattern to accommodate the window....
Figure 26 shows the bit-map format of the packet pattern fills an embodiment. Shown in Figure 26, the structure of this type of packet is a packet length, packet type, hClient ID, left X value, Y value left, window width, the window height, the pattern width, the pattern height, horizontal pattern offset, the vertical pattern offset, data Format descriptor, parameter CRC, pattern pixel data, and pixel data CRC fields. In 1-byte type field, a packet of this type usually identified as Type 73 packet.
17-channel packet data communications link
Packet data channel communication link is provided for the PDA such as a high level of computing power and a client such as a cellular phone or wireless data port device such wireless communication transceiver structure, means or methods. In this case, the MDDI link as a mobile communication device and the computing device displays a convenient high-speed interface between, wherein this grouping of the operating system of the device data link layer to transmit data. For example, if the web browser, email client, or be embedded in the mobile PDA display, you can use the packet. A display having this capability on the client a client characteristic ability grouping capability indicator field in bit 3 of the report of the capability....
Packet data channel communication link is provided for the PDA such as a high level of computing power and a client such as a cellular phone or wireless data port device such wireless communication transceiver structure, means or methods. In this case, the MDDI link as a mobile communication device and the computing device displays a convenient high-speed interface between, wherein this grouping of the operating system of the device data link layer to transmit data. For example, if the web browser, email client, or be embedded in the mobile PDA display, you can use the packet. A display having this capability on the client a client characteristic ability grouping capability indicator field in bit 3 of the report of the capability....
18 The monitor power status grouping
Monitor power status grouping provides a structured, devices or methods, such as a display that is used when the client is not being used or is not in the active use, the control of a specific client or client-related, connected hardware or controller hardware is set to a low power state so as to make the system power on or system resource consumption is minimized. This type of packet to the external mode for configuration or operation of the structure of the interface or interfaces and protocols are most useful applications. In such applications, the most likely are: the external device is limited by the power source (such as a battery) in the case running, or the external device has other power constraints and considerations, such as overheating in limited spaces, etc., so the inactive or unused period of time requires a minimum operating conditions. In one embodiment, the client using the client capability packet characteristic ability of the client 9 bits of the identifier field to indicate the power status of the packet to respond to display capabilities....
Monitor power status grouping provides a structured, devices or methods, such as a display that is used when the client is not being used or is not in the active use, the control of a specific client or client-related, connected hardware or controller hardware is set to a low power state so as to make the system power on or system resource consumption is minimized. This type of packet to the external mode for configuration or operation of the structure of the interface or interfaces and protocols are most useful applications. In such applications, the most likely are: the external device is limited by the power source (such as a battery) in the case running, or the external device has other power constraints and considerations, such as overheating in limited spaces, etc., so the inactive or unused period of time requires a minimum operating conditions. In one embodiment, the client using the client capability packet characteristic ability of the client 9 bits of the identifier field to indicate the power status of the packet to respond to display capabilities....
This two-byte field power state, earmarked for a specific device, such as a display or hardware such as client-related device is set to the specified power status. When used in the display, this field specifies the packet bit 0 is used for the main display or for an optional monitor. If bit 0 is equal to 1, then the packet is applied to the main display. If bit 0 is equal to 0, then the packet applies to bits 11-8 from the specified optional monitor. Bit 1 is reserved for future use and is usually set to zero.
Power status field is specified by bits 3-2 bits 11 to 8 and bit 0 of the selected power state of the display. When bit [3:2] with the "00" value, not the chosen display is illuminated, and should consume a minimum amount of power, and in this state the period does not ensure that the frame buffer contents will be preserved. When bit [3:2] with the "01" value, not the chosen display is illuminated, and the minimum amount of power being consumed, and in this state during the period to ensure that the contents of the frame buffer will be preserved. In this state, the display consumes more power than the state 00. Client capability packet by the client in the client characteristic ability to bit 10 of the identifier field indicates the ability to support state 01. When the power status field bits [3:2] with the "10" values, the selected display is illuminated, and the display frame buffer from its associated images. Bit [3:2] value "11" is reserved for future use values ​​or states, now unused....
Power status field is specified by bits 3-2 bits 11 to 8 and bit 0 of the selected power state of the display. When bit [3:2] with the "00" value, not the chosen display is illuminated, and should consume a minimum amount of power, and in this state the period does not ensure that the frame buffer contents will be preserved. When bit [3:2] with the "01" value, not the chosen display is illuminated, and the minimum amount of power being consumed, and in this state during the period to ensure that the contents of the frame buffer will be preserved. In this state, the display consumes more power than the state 00. Client capability packet by the client in the client characteristic ability to bit 10 of the identifier field indicates the ability to support state 01. When the power status field bits [3:2] with the "10" values, the selected display is illuminated, and the display frame buffer from its associated images. Bit [3:2] value "11" is reserved for future use values ​​or states, now unused....
Power status field bits 11-8 to form a 4-bit unsigned integer, the four unsigned integer used to specify the application of the power state of the optional monitor. Bit 0 is set to logic zero value, so that the client will be interpreted as a bit 11-8 optional display number. If bit 0 is equal to 1, then bits 11-8 zero.
Bit 7 to bit 4 and 15 to 12 is retained for future use, and is usually set logic zero level or to the value of the current application or design.
2 byte CRC field specifies or contains a packet length included in the packet, including the all bytes of the CRC.
19 Executive Type Switching Packet
Switch the type of grouping is performed so that the host command for the client to switch to the mode specified in this grouping as a means of structure or method. This is the ability grouping as described in the client by client support interface type setting in one. Just after sending the packet, the host and the client should switch to forward and reverse link specified interface type. Figure 29 shows the type of handover execution to an embodiment of the packet format. Support in addition to Type 1 interface type other than the host and the client should provide support for the grouping. The typical recommendation is to perform type switching host sends packets read immediately before the client request and status packet to verify that the client and host synchronization....
Switch the type of grouping is performed so that the host command for the client to switch to the mode specified in this grouping as a means of structure or method. This is the ability grouping as described in the client by client support interface type setting in one. Just after sending the packet, the host and the client should switch to forward and reverse link specified interface type. Figure 29 shows the type of handover execution to an embodiment of the packet format. Support in addition to Type 1 interface type other than the host and the client should provide support for the grouping. The typical recommendation is to perform type switching host sends packets read immediately before the client request and status packet to verify that the client and host synchronization....
In one embodiment, the Interface Type field uses 1 byte value to confirm that will be used or used in the new interface type of the link. The value in this field in the following manner specified or indicated that the interface type. Bit 2-0 defines the interface to be used for the forward link types, or specify a value of 1 indicates a mode switch to type; value of 2 indicates switching to type 2 mode; value of 3 means or the designated switch to Type 3 mode; value 4 is switched to the Type 4 mode. Bit 5-3 defines the interface to be used for the reverse link types, or specify a value of 1 indicates a mode switch to type; value of 2 indicates switching to type 2 mode; value of 3 means or the designated switch to Type 3 mode; value 4 switch to indicate the type 4 mode. Bits 0,6 and 7, this is retained for future use, and as such are typically, but not necessarily, be set to a logic zero level....
Delay filler field has been created for causing the client part of the system has sufficient time to prepare or be configured to switch to use or create a state for the start of the packet using the new interface type, followed immediately by the implementation of packet switching interface type. This field contains a byte or 8-bit values, these values ​​are set to logic zero or equal to the level or value. Select in this field the number of bytes used in order to make the field has equal length of 64 MDDI_Stb cycles. The length of the delay is based filler forward link interface type setting, the field for the type of a forward link interface type is 16 bytes, for type 2 interface type is 32 bytes, for Type 3 Interface Type is 64 bytes, and when specified or Type 4 forward link interface type is 128 bytes....
Delay filler field has been created for causing the client part of the system has sufficient time to prepare or be configured to switch to use or create a state for the start of the packet using the new interface type, followed immediately by the implementation of packet switching interface type. This field contains a byte or 8-bit values, these values ​​are set to logic zero or equal to the level or value. Select in this field the number of bytes used in order to make the field has equal length of 64 MDDI_Stb cycles. The length of the delay is based filler forward link interface type setting, the field for the type of a forward link interface type is 16 bytes, for type 2 interface type is 32 bytes, for Type 3 Interface Type is 64 bytes, and when specified or Type 4 forward link interface type is 128 bytes....
20 - Forward audio channel to enable packet
This grouping allows the host to provide the ability to enable or disable client audio channel structures, methods or means. This capability is useful because there is no audio output on the host, the client (such as monitors) can make the audio power amplifier or similar circuit elements in order to save power. Using only the presence or absence of audio streams as an indicator is clearly difficult to achieve. Client system power-up default state is enabled for all audio channels. Figure 30 shows the forward audio channel to enable an embodiment of a packet format. Shown in Figure 30, the structure of this type of packet is a packet length, packet type, hClient ID, Audio Channel Enable Mask, and CRC fields. In the 1-byte type field, a packet of this type usually identified as Type 78 packet, and uses a pre-selected fixed length of 4 bytes....
This grouping allows the host to provide the ability to enable or disable client audio channel structures, methods or means. This capability is useful because there is no audio output on the host, the client (such as monitors) can make the audio power amplifier or similar circuit elements in order to save power. Using only the presence or absence of audio streams as an indicator is clearly difficult to achieve. Client system power-up default state is enabled for all audio channels. Figure 30 shows the forward audio channel to enable an embodiment of a packet format. Shown in Figure 30, the structure of this type of packet is a packet length, packet type, hClient ID, Audio Channel Enable Mask, and CRC fields. In the 1-byte type field, a packet of this type usually identified as Type 78 packet, and uses a pre-selected fixed length of 4 bytes....
This allows the host group type provides the ability to enable or disable the audio channel reverse link structures, methods and means. This capability is very useful, so that when there is no audio will be output from the host, the client is able to turn off the audio amplifier to conserve power. Implicit use of the audio stream to the presence or absence of clearly more difficult to achieve this. When the client system power-up or connect to the host, the default state is all audio channels are enabled. Connected to the host and the client's audio system should be ready or able to forward the client receives audio channel to enable packet after about 100 milliseconds or less time, with hope or desired output the audio signal, wherein the audio channel is enabled in the audio channel grouping multiple bits enable mask field has at least one 1, the audio channel enable mask field has been completed from 0-1 transition states or values. The client using the client capability packet capability field of the audio channel bit 15 is set to indicate the value of the forward audio channel in response to the ability to group capabilities....
This grouping allows the host to enable or disable the reverse link audio channel, and set this class audio data sampling rate. The ability of the client host to select the packet is defined as the effective sampling rate. If the host chooses an invalid sample rate, then the client does not send the audio stream to the host and the client error reporting packets can be sent to the host with the appropriate error, error values, or the error signal. Host the sampling rate can be set to the value 255 to disable reverse link audio stream. When the client system is initially connected to power or is disabled by default assumed the reverse link audio stream. Figure 31 shows a reverse audio sample rate to an embodiment of the packet format. Shown in Figure 31, the structure of this type of packet is a packet length, packet type, hClient ID, Audio Sample Rate, Reserved 1, and CRC fields. Usually this type of packet is identified as Type 79 packet, and uses a pre-selected fixed length of 4 bytes....
This grouping allows the host to enable or disable the reverse link audio channel, and set this class audio data sampling rate. The ability of the client host to select the packet is defined as the effective sampling rate. If the host chooses an invalid sample rate, then the client does not send the audio stream to the host and the client error reporting packets can be sent to the host with the appropriate error, error values, or the error signal. Host the sampling rate can be set to the value 255 to disable reverse link audio stream. When the client system is initially connected to power or is disabled by default assumed the reverse link audio stream. Figure 31 shows a reverse audio sample rate to an embodiment of the packet format. Shown in Figure 31, the structure of this type of packet is a packet length, packet type, hClient ID, Audio Sample Rate, Reserved 1, and CRC fields. Usually this type of packet is identified as Type 79 packet, and uses a pre-selected fixed length of 4 bytes....
This grouping provides a host and allows clients to exchange and use of digital content protection is related to the method the structure of messages, methods or means. It is envisaged that the two types of content protection, Digital Transmission Content Protection (DTCP) or High-bandwidth Digital Content Protection System (HDCP), and for the future alternative protection scheme name reserved space. The method used by the contents of the packet type of protection parameter descriptions. Figure 32 illustrates a digital content protection overhead to an embodiment of the packet format. Shown in Figure 32, the structure of this type of packet is a packet length, packet type, bClient ID, Content Protection Type, Content Protection Overhead Messages, and CRC fields. Usually this type of packet identification as Type 80 packet....
This grouping provides a host and allows clients to exchange and use of digital content protection is related to the method the structure of messages, methods or means. It is envisaged that the two types of content protection, Digital Transmission Content Protection (DTCP) or High-bandwidth Digital Content Protection System (HDCP), and for the future alternative protection scheme name reserved space. The method used by the contents of the packet type of protection parameter descriptions. Figure 32 illustrates a digital content protection overhead to an embodiment of the packet format. Shown in Figure 32, the structure of this type of packet is a packet length, packet type, bClient ID, Content Protection Type, Content Protection Overhead Messages, and CRC fields. Usually this type of packet identification as Type 80 packet....
Transparent Color Enable Packet is used to describe color in the display which is transparent, and enable or disable the display image with a transparent color to the structure, method, or means. With this capability the client capability packet monitor client capability indicator field characteristic bit 4 reports the capacity. When a transparent pixel color value is written to the bitmap, the color does not change from the previous value. Figure 33 shows the format of the packet to enable the transparent color. Shown in Figure 33, the structure of this type of packet is a packet length, packet type, hClient ID, Transparent Color Enable, Reserved 1, Alpha Cursor Identifier, Data Format Descriptor, transparent pixel value, and CRC fields. In the 1-byte type field, a packet of this type usually identified as Type 81 packet, and uses a 10-byte pre-selected fixed length....
Transparent Color Enable Packet is used to describe color in the display which is transparent, and enable or disable the display image with a transparent color to the structure, method, or means. With this capability the client capability packet monitor client capability indicator field characteristic bit 4 reports the capacity. When a transparent pixel color value is written to the bitmap, the color does not change from the previous value. Figure 33 shows the format of the packet to enable the transparent color. Shown in Figure 33, the structure of this type of packet is a packet length, packet type, hClient ID, Transparent Color Enable, Reserved 1, Alpha Cursor Identifier, Data Format Descriptor, transparent pixel value, and CRC fields. In the 1-byte type field, a packet of this type usually identified as Type 81 packet, and uses a 10-byte pre-selected fixed length....
The round trip delay measurement packet to provide a means for measuring from the host to the client (display) plus the propagation delay from the client (display) back to the host a delay structures, methods or means. This measurement inherently includes line drivers and receivers, and there is a delay network subsystem. This measurement is used to set the reverse link above general description of the steering encapsulated packet delay and reverse link rate divisor parameters. When the MDDI link to maximum speed for a particular application is running, this grouping is the most useful. Type 1 in the mode with a lower data rate transmission packet, thereby increasing the range of round trip delay measurement is formed. MDDI_Stb signal behavior is described as in the following fields to send all zero data: two guard time, all zeros and measurement cycle. This is done so MDDI_Stb flip half the data rate, it can be during the measurement cycle in the MDDI_Stb in the client as a periodic clock....
The round trip delay measurement packet to provide a means for measuring from the host to the client (display) plus the propagation delay from the client (display) back to the host a delay structures, methods or means. This measurement inherently includes line drivers and receivers, and there is a delay network subsystem. This measurement is used to set the reverse link above general description of the steering encapsulated packet delay and reverse link rate divisor parameters. When the MDDI link to maximum speed for a particular application is running, this grouping is the most useful. Type 1 in the mode with a lower data rate transmission packet, thereby increasing the range of round trip delay measurement is formed. MDDI_Stb signal behavior is described as in the following fields to send all zero data: two guard time, all zeros and measurement cycle. This is done so MDDI_Stb flip half the data rate, it can be during the measurement cycle in the MDDI_Stb in the client as a periodic clock....
Figure 34 shows a round trip delay measurement packet format. Shown in Figure 34, in one embodiment, the structure of this type of packet is a packet length, packet type, hClient ID, Parameter CRC, Guard Time 1, the measurement period, and the guard time Zero 2 fields. Usually this type of packet is identified as Type 82 packet, and uses a pre-fixed length 159.
Figure 35 shows the round trip delay measurement packet timing of events that occurred during. In Figure 35, the host sends the round trip delay measurement packet, which are followed by all zeros and the guard time field parameters 1 CRC and Strobe Alignment fields shown there to. In the packet reaches the client before the display device or processing circuit, a delay occurs 3502. When the client receives the packet, the client machine as accurately as possible to the actual start time of the measurement cycle transmission 0xff, 0xff, and 30 bytes of 0x0 pattern (pattern), wherein the measurement cycle is started by the client determined. Client begins sending this sequence from the host in real time from the perspective of the start of a measurement cycle delay. The delay of the packet is basically used by the line drivers and receivers and the interconnect subsystem (cables, conductors) the time it takes for transmission. The model for the transfer back to the host from the client, it experienced a similar amount of delay 3504....
Figure 35 shows the round trip delay measurement packet timing of events that occurred during. In Figure 35, the host sends the round trip delay measurement packet, which are followed by all zeros and the guard time field parameters 1 CRC and Strobe Alignment fields shown there to. In the packet reaches the client before the display device or processing circuit, a delay occurs 3502. When the client receives the packet, the client machine as accurately as possible to the actual start time of the measurement cycle transmission 0xff, 0xff, and 30 bytes of 0x0 pattern (pattern), wherein the measurement cycle is started by the client determined. Client begins sending this sequence from the host in real time from the perspective of the start of a measurement cycle delay. The delay of the packet is basically used by the line drivers and receivers and the interconnect subsystem (cables, conductors) the time it takes for transmission. The model for the transfer back to the host from the client, it experienced a similar amount of delay 3504....
In the two guard time period, the host and client computers will line driven to a logic zero level, in order to maintain MDDI_DATA line is defined by the state. In the two guard time period, the host and the client makes MDDI_Data enable and disable time signal for any valid time round trip delay is active low.
25. The forward link packet calibration deviation
Deviation from calibration forward link packet allows the client or the display signal based on said MDDI_Stb own calibration MDDI_Data signal propagation delay difference. In the case of no delay deviation compensation, the maximum data rate is often constrained to address these delays the potential worst-case variation. Usually only when the forward link data rate is configured to a rate of 50Mbps or less so when it sent the packet. In order to calibrate the monitor sends this packet, the data rate can be progressively increased to 50Mbps or more. If the deviation from the calibration data during the process rate is set too high, then the display may be synchronized to a false signal of the bit period (alias), which can make the delay deviation compensation is set as a deviation of more than one bit time, resulting in Data clock error. Deviations in the forward link calibration packets sent before the maximum data rate selection interface type or interface type maximum likelihood, thus calibration of all existing data bit....
Deviation from calibration forward link packet allows the client or the display signal based on said MDDI_Stb own calibration MDDI_Data signal propagation delay difference. In the case of no delay deviation compensation, the maximum data rate is often constrained to address these delays the potential worst-case variation. Usually only when the forward link data rate is configured to a rate of 50Mbps or less so when it sent the packet. In order to calibrate the monitor sends this packet, the data rate can be progressively increased to 50Mbps or more. If the deviation from the calibration data during the process rate is set too high, then the display may be synchronized to a false signal of the bit period (alias), which can make the delay deviation compensation is set as a deviation of more than one bit time, resulting in Data clock error. Deviations in the forward link calibration packets sent before the maximum data rate selection interface type or interface type maximum likelihood, thus calibration of all existing data bit....
Virtual control panel
Virtual control panel (VCP) allows the host to set the use of certain client user control. By allowing the host to adjust these parameters in the client user interface is simplified, because by host software rather than in the client to generate one or more microprocessors, such as allowing the user to adjust the volume or display brightness class parameters screen. Client host has read the parameter settings and determine the range of valid values ​​for each control ability. Client has to return to the master control can adjust their ability to report parameters.
Typically specified control code (VCP Code) and the associated data values ​​are used to illustrate the control of the client and setting. VCP code MDDI specification are expanded to 16 bits in order to maintain the correct definition of the packet data field is aligned and the future to support supplementary values​​, the complement value for this interface or future enhancements are unique.
26 Request VCP feature grouping
Request VCP feature provides a packet to the host requests the specific control parameter or all valid control parameters of the current setting means, mechanism, or method. Typically, the client response characteristics using VCP appropriate information packet in response to VCP packet. In one embodiment, the client uses the client in the client ability grouping feature capability indicator field bits 20 to indicate support request VCP feature grouping capabilities.
Figure 69 illustrates an embodiment VCP feature request packet format. Shown in Figure 69, the structure of this type of packet is a packet length, packet type, hClientID, MCCS VCP code, and CRC fields. In one embodiment, a packet of this type usually identified as Type 128, which is in the 2-byte type field indicated. Packet Length Description packet does not include the number of bytes in the packet length field, and for the purpose of this type of packet, the packet length is usually fixed at 8 bytes in length.
The hClient ID field is reserved for future implementations client ID uses and are usually set to zero. The MCCS VCP Code field, including two bytes of information, for explaining the MCCS VCP control code parameters. 0 to 255 makes the value within the range of a single VCP characterized been returned answer packet, which is a single table entry corresponding to the specified MCCS VCP code characteristic response in the list entries. To 65535 (0xffff) the MCCS VCP code is used to request a list with VCP VCP characteristic response characteristic reply packet, the VCP characteristic response list contains supported by the client response characteristics of each control list items. For the purposes of this field, 256-65534 values ​​are reserved for future use and is currently not used.
27.VCP characteristic reply packet
VCP reply packet provides a feature for the client or the use of specific control parameters for effective control of all the parameters of the current settings in response to the host request means, mechanisms or methods. Overall, the client response to the request packet and sends the VCP VCP characteristic feature answer packet. The packet to determine the specific parameters for the current settings to determine the specific control effective range, to determine whether the client supports specific control or supported by the client to determine the control of the collection is very useful. If the sender does not involve the client to achieve a specific request for VCP control feature, then use the appropriate error code that contains unrealized control characteristics corresponding to a single VCP VCP response characteristics of the list items to return the reply packet. In one embodiment, the client uses the client a client characteristic ability grouping capability indicator field to indicate the bits 20 to support the ability of VCP answer packet characteristics....
VCP reply packet provides a feature for the client or the use of specific control parameters for effective control of all the parameters of the current settings in response to the host request means, mechanisms or methods. Overall, the client response to the request packet and sends the VCP VCP characteristic feature answer packet. The packet to determine the specific parameters for the current settings to determine the specific control effective range, to determine whether the client supports specific control or supported by the client to determine the control of the collection is very useful. If the sender does not involve the client to achieve a specific request for VCP control feature, then use the appropriate error code that contains unrealized control characteristics corresponding to a single VCP VCP response characteristics of the list items to return the reply packet. In one embodiment, the client uses the client a client characteristic ability grouping capability indicator field to indicate the bits 20 to support the ability of VCP answer packet characteristics....
The cClient ID field contains the reserved client ID. This field is reserved for future use and is generally set to zero. MCCS version field contains two bytes of information to be used by the client to achieve illustrate VESAMCCS version of the specification.
2-byte field contains the description of response number returned by the client VCP characteristic response packet sequence number information or data. Said client in response to a control code is 65535, MCCS VCP feature request packet, returns one or more VCP characterized answer packet. Said client via a plurality of extensions or VCP answer packet transmission characteristic feature Answer List. In this case, the client should assign each successive packet sequence number or identifier, and the response to a single request packet and transmitted VCP VCP characteristic features of the sequence number response packet is usually zero and increments by 1. The last VCP packet characteristic response characteristic response VCP last list entry should contain equal to 0xffff the MCCS VCP control code value to determine the packet is the last one and contains the highest returns a packet group number. If the response to the request packet characteristics VCP VCP feature only sends a reply packet, then the response to a single packet sequence number is zero, and the characteristic response VCP is equal to 0xffff contains a list of MCCS VCP control code records. When the control code is equal to 0xffff MCCSVCP when the characteristic response of the VCP packet list item and the current value of the maximum field (Figure 71) is set to zero....
2-byte field contains the description of response number returned by the client VCP characteristic response packet sequence number information or data. Said client in response to a control code is 65535, MCCS VCP feature request packet, returns one or more VCP characterized answer packet. Said client via a plurality of extensions or VCP answer packet transmission characteristic feature Answer List. In this case, the client should assign each successive packet sequence number or identifier, and the response to a single request packet and transmitted VCP VCP characteristic features of the sequence number response packet is usually zero and increments by 1. The last VCP packet characteristic response characteristic response VCP last list entry should contain equal to 0xffff the MCCS VCP control code value to determine the packet is the last one and contains the highest returns a packet group number. If the response to the request packet characteristics VCP VCP feature only sends a reply packet, then the response to a single packet sequence number is zero, and the characteristic response VCP is equal to 0xffff contains a list of MCCS VCP control code records. When the control code is equal to 0xffff MCCSVCP when the characteristic response of the VCP packet list item and the current value of the maximum field (Figure 71) is set to zero....
Shown in Figure 71, each list item VCP characteristic response is 12 bytes in length, and includes a MCCS VCP code, the result code field of the maximum value and the current value. 2 bytes of MCCS VCP Code field contains instructions and a list of items that are associated MCCS VCP control code parameter data or information. With the present embodiment, only in the VESA MCCS Specification version 2 and later versions of the control code defined values ​​are considered valid. 2-byte field contains the result code for describing the error codes, the error code on the specified MCCS VCP requests for information related to the control. The value in this field to '0 'means that no error and the value '1' means that the specified control is not implemented in the client. Other values ​​of this field 2-65535 are reserved for future use at present and for the realization of the field of vision of the other applications, but now not used....
4-byte field specifies the maximum value can be set to the specified MCCS controls the maximum possible value. If the requested control is not implemented in the client, this value will be set to zero. If the return value is less than 32 bits in length (4 bytes), put the value is converted to 32-bit integer, the maximum effective (unused) byte set to zero. 4-byte field contains the current value of the specified MCCS VCP for explaining continuous (C) or non-continuous (NC) of the current value of the control information. If the requested control is not implemented in the client, or to achieve the said control but is a table (T) data type, this value will be set to zero. If for each VESA MCCS specification, the return value is less than 32 in length (4 bytes), put the value is converted to 32-bit integer, the maximum effective (unused) byte set to zero. If the specified MCCS VCP code corresponds to non-continuous control or table data type, then the field is set or select the maximum value to zero....
4-byte field specifies the maximum value can be set to the specified MCCS controls the maximum possible value. If the requested control is not implemented in the client, this value will be set to zero. If the return value is less than 32 bits in length (4 bytes), put the value is converted to 32-bit integer, the maximum effective (unused) byte set to zero. 4-byte field contains the current value of the specified MCCS VCP for explaining continuous (C) or non-continuous (NC) of the current value of the control information. If the requested control is not implemented in the client, or to achieve the said control but is a table (T) data type, this value will be set to zero. If for each VESA MCCS specification, the return value is less than 32 in length (4 bytes), put the value is converted to 32-bit integer, the maximum effective (unused) byte set to zero. If the specified MCCS VCP code corresponds to non-continuous control or table data type, then the field is set or select the maximum value to zero....
Set VCP provides for grouping feature allows the host to the client continuous and discontinuous control settings VCP control value means, mechanisms or methods. In one embodiment, the client uses the client a client characteristic ability grouping capability indicator field to indicate support for setting bit 13 of the ability to group VCP characteristics.
% E5% 9B% BE72% E4% B8% AD% E7% A4% BA% E5% 87% BA% E4% BA% 86% E4% B8% 80% E4% B8% AA% E5% AE% 9E% E6 % 96% BD% E4% BE% 8B% E4% B8% AD% E8% AE% BE% E7% BD% AEVCP% E7% 89% B9% E5% BE% 81% E5% 88% 86% E7% BB % 84% E7% 9A% 84% E6% A0% BC% E5% BC% 8F% E3% 80% 82% E5% A6% 82% E5% 9B% BE72% E6% 89% 80% E7% A4% BA % EF% BC% 8C% E5% B0% 86% E8% BF% 99% E7% A7% 8D% E7% B1% BB% E5% 9E% 8B% E7% 9A% 84% E5% 88% 86% E7 % BB% 84% E6% 9E% 84% E9% 80% A0% E4% B8% BA% E5% 85% B7% E6% 9C% 89% E5% 88% 86% E7% BB% 84% E9% 95 % BF% E5% BA% A6% E3% 80% 81% E5% 88% 86% E7% BB% 84% E7% B1% BB% E5% 9E% 8B% E3% 80% 81hClientID% E3% 80% 81MCCS % C2% A0VCP% E4% BB% A3% E7% A0% 81% E3% 80% 81% E5% 88% 97% E8% A1% A8% E4% B8% AD% E5% 80% BC% E7% 9A % 84% E6% 95% B0% E9% 87% 8F% E3% 80% 81% E6% 8E% A7% E5% 88% B6% E5% 80% BC% E5% 88% 97% E8% A1% A8 % E5% 92% 8CCRC% E5% AD% 97% E6% AE% B5% E3% 80% 82% E9% 80% 9A% E5% B8% B8% E5% B0% 86% E8% BF% 99% E7 % A7% 8D% E7% B1% BB% E5% 9E% 8B% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E6% A0% 87% E8% AF% 86% E4% B8 % BA% E7% B1% BB% E5% 9E% 8B130% EF% BC% 8C% E5% A6% 822% E5% AD% 97% E8% 8A% 82% E7% 9A% 84% E7% B1% BB % E5% 9E% 8B% E5% AD% 97% E6% AE% B5% E4% B8% AD% E6% 89% 80% E7% A4% BA% E9% 82% A3% E6% A0% B7% EF % BC% 8C% E4% B8% 94% E8% AF% A5% E7% B1% BB% E5% 9E% 8B% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E4% B8 % 8D% E5% 8C% 85% E6% 8B% AC% E5% 88% 86% E7% BB% 84% E9% 95% BF% E5% BA% A6% E5% AD% 97% E6% AE% B5 % E6% 98% AF20% E5% AD% 97% E8% 8A% 82% E9% 95% BF% E3% 80% 82
The hClient ID field again using 2-byte value to illustrate or act as a client ID. This field will be retained for future use and is currently set to zero. The MCCS VCP Code field using two bytes of information, or to illustrate the value to be adjusted MCCS VCP control code parameters. The list of 2-byte field contains the number of values ​​in the value list for explaining the control 16-bit values ​​that exist in the number or value of the information. Said control usually contains a list of values, unless MCCS control code involved in the client table. Do not involve the table under the control of said control value list contains a value that is used will be described to be written by the MCCS VCP Code field specifies the new value of the control parameter. For the control of the tables involved, the control value list data format is determined by the parameters specified MCCSVCP code description specified. If the list contains more than one byte value, then the least significant byte is transmitted first, which is defined elsewhere consistent way. Finally, the 2-byte CRC of all bytes in the packet field contains a 16-bit CRC, which includes a packet length included....
The hClient ID field again using 2-byte value to illustrate or act as a client ID. This field will be retained for future use and is currently set to zero. The MCCS VCP Code field using two bytes of information, or to illustrate the value to be adjusted MCCS VCP control code parameters. The list of 2-byte field contains the number of values ​​in the value list for explaining the control 16-bit values ​​that exist in the number or value of the information. Said control usually contains a list of values, unless MCCS control code involved in the client table. Do not involve the table under the control of said control value list contains a value that is used will be described to be written by the MCCS VCP Code field specifies the new value of the control parameter. For the control of the tables involved, the control value list data format is determined by the parameters specified MCCSVCP code description specified. If the list contains more than one byte value, then the least significant byte is transmitted first, which is defined elsewhere consistent way. Finally, the 2-byte CRC of all bytes in the packet field contains a 16-bit CRC, which includes a packet length included....
Request packet as a valid parameter requests the client returns a valid parameter response packet means or mechanism, the response packet contains valid parameters specified by the discontinuous (NC) or table (T) control supports a parameter list. This group should only specify discontinuous control or involve client control table without specifying a value for all controls specified 65535 (0xffff) the MCCS VCP code value. If you specify an unsupported or invalid MCCS VCP code valid parameter in the response packet returns the appropriate error value. In one embodiment, the client uses the client a client characteristic ability grouping capability indicator field in bits 20 to indicate support request packet ability valid parameters.
% E5% 9B% BE73% E4% B8% AD% E7% A4% BA% E5% 87% BA% E4% BA% 86% E4% B8% 80% E4% B8% AA% E5% AE% 9E% E6 % 96% BD% E4% BE% 8B% E4% B8% AD% E7% 9A% 84% E8% AF% B7% E6% B1% 82% E6% 9C% 89% E6% 95% 88% E5% 8F % 82% E6% 95% B0% E5% 88% 86% E7% BB% 84% E7% 9A% 84% E6% A0% BC% E5% BC% 8F% E3% 80% 82% E5% A6% 82 % E5% 9B% BE73% E6% 89% 80% E7% A4% BA% EF% BC% 8C% E5% B0% 86% E8% BF% 99% E7% A7% 8D% E7% B1% BB% E5 % 9E% 8B% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E6% 9E% 84% E9% 80% A0% E4% B8% BA% E5% 85% B7% E6% 9C % 89% E5% 88% 86% E7% BB% 84% E9% 95% BF% E5% BA% A6% E3% 80% 81% E5% 88% 86% E7% BB% 84% E7% B1% BB % E5% 9E% 8B% E3% 80% 81hClientID% E3% 80% 81MCCS% C2% A0VCP% E4% BB% A3% E7% A0% 81% E5% 92% 8CCRC% E5% AD% 97% E6% AE % B5% E3% 80% 82% E5% 9C% A8% E4% B8% 80% E4% B8% AA% E5% AE% 9E% E6% 96% BD% E4% BE% 8B% E4% B8% AD % EF% BC% 8C% E9% 80% 9A% E5% B8% B8% E5% B0% 86% E8% BF% 99% E7% A7% 8D% E7% B1% BB% E5% 9E% 8B% E7 % 9A% 84% E5% 88% 86% E7% BB% 84% E6% A0% 87% E8% AF% 86% E4% B8% BA% E7% B1% BB% E5% 9E% 8B131% EF% BC % 8C% E5% A6% 82% E5% 9C% A82% E5% AD% 97% E8% 8A% 82% E7% 9A% 84% E7% B1% BB% E5% 9E% 8B% E5% AD% 97 % E6% AE% B5% E4% B8% AD% E8% A1% A8% E6% 98% 8E% E7% 9A% 84% E9% 82% A3% E6% A0% B7% E3% 80% 82
2-byte packet length field indicates that the packet length is usually set to the total number of bytes in a packet, excluding the packet length field is 8 bytes. Once again, the hClient ID specified client ID, but as ordinary skill in the art as obvious, is being preserved for future use, and is set to zero. 2-byte field contains MCCSVCP code description to be queried for discontinuous MCCS VCP control code parameter. The value in this field should correspond to the client achieve discontinuous control. Of 256 to 65535 (0xffff) are often retained or is considered invalid, and is considered an error response is not achieved in the control.
30 Effective parameter response packet
Reply packet is a valid argument in response to a request packet and sends valid arguments. It is used to recognize a discontinuous MCCS VCP control or a table of contents for the return of the control means valid settings, method or mechanism. If the client involved in the control of the table, then the list contains only the parameter response VCP order they are requested specific list of table values​​. If the table of contents can not just put a single effective parameter response packet sent by the client can order response number with a plurality of packets. In one embodiment, the client using the client a client characteristic ability grouping capability indicator field in bits 20 to indicate the parameter response packet support the effective capacity.
The host can request follows the table of contents: Host sends a required parameter contains the necessary settings or VCP feature grouping, such as read / write parameters, LUT and RGB offset selection; then sent by the host requests for explaining the necessary control valid parameter grouping; then returned to the client that contains the table data in one or more valid parameter response packet. This sequence of operations performed with the model described in the MCCS operation functions similar to the table to read.
If the client does not support the client specific parameters, in one embodiment the corresponding field of this packet will contain the value 255. For the parameters used in the client, the corresponding field should contain the parameter values ​​in the client.
Figure 74 shows an embodiment for effective parameter response packet format. Shown in Figure 74, the structure of this type of packet is a packet length, packet type, cClientID, MCCS VCP code, response code, response number, the number of values ​​in the list, VCP parameter response list, and CRC fields. For one embodiment, the grouping of this type usually identified as Type 132, as in the 2-byte Type field, as indicated.
The cClient ID field is reserved for future client ID, as discussed above, can be informed according to it, while the 3-byte packet contains MCCS VCP code illustrates the packet described by a discontinuous MCCS VCP control code parameter value. If the request is valid parameter specifies an invalid packet MCCS VCP control code, then use the appropriate response code field values ​​to specify in this field the same invalid parameter values. MCCS control if the code is invalid, then the parameter response VCP list has zero length.
The response code field contains 2 bytes of information or values, which describes the properties of the response related to the request, the request is on the specified MCCS VCP control information requests. If the value in this field is equal to 0, then the data type for the purpose that there is no error, and sends the sequence of the last valid parameter response packet, the packet with the highest response number. If this field is equal to 1, then do not think there is an error, but that will be sent with a higher number of other valid parameter response packet. If the value in this field is equal to 2, then the specified control that the client is not implemented. If the value in this field is equal to 3, then the specified control is not a non-continuous control (it is a continuous control and always have from zero to its maximum valid set of all values). Equal to 4 to 65535 This value is retained for future use and typically not used....
The response code field contains 2 bytes of information or values, which describes the properties of the response related to the request, the request is on the specified MCCS VCP control information requests. If the value in this field is equal to 0, then the data type for the purpose that there is no error, and sends the sequence of the last valid parameter response packet, the packet with the highest response number. If this field is equal to 1, then do not think there is an error, but that will be sent with a higher number of other valid parameter response packet. If the value in this field is equal to 2, then the specified control that the client is not implemented. If the value in this field is equal to 3, then the specified control is not a non-continuous control (it is a continuous control and always have from zero to its maximum valid set of all values). Equal to 4 to 65535 This value is retained for future use and typically not used....
2-byte number of values ​​in the list parameter response Field Description of the VCP present in the list of the number of 16-bit values​​. If the response code is not equal to zero, then the number of values ​​in the list parameter is zero. The VCP parameter response field contains a list of 0-32760 2-byte value used to indicate the MCCS control code field specifies the set of valid values ​​is not continuous control. In the VESA MCCS specification is given in the definition of discrete control codes. Finally, in this embodiment, the CRC of all bytes in the packet field contains a 16-bit CRC, which includes a packet length included.
Scalable video stream image
The MDD interface or protocol mechanism, structure, means or method can be scaled to support streaming video images, which allows the host to the client sends to the original image than proportionally enlarged or reduced image, and the image can be scaled (the scaled image) is copied to the main image buffer. The scalable video stream (scaled video stream) and the associated functional overview of protocol support is given elsewhere. Support for scalable video streaming capabilities are defined in a particular state in response to the request packet sent in scalable video streaming or ability grouping within its definition.
The following discussion scalable video stream packet header of a video stream and a simplified slightly different packets, wherein the video stream a simplified header of a packet must contain a complete display image context. The scalable video stream packet with a packet to define the source and destination window size and position parameters, and a separate video stream can be scaled pixel data packets to send. Clients are assigned to each stream associated internal memory to store data from a packet flow parameters and flow associated with each portion of the pixel data. Amount of storage required for each stream will depend on the size of the image source and destination, and in the establishment of the value assigned in the group is changed. In this reason, the protocol is designed so that the client can be scaled for each video stream to achieve dynamic memory allocation and memory allocation....
The following discussion scalable video stream packet header of a video stream and a simplified slightly different packets, wherein the video stream a simplified header of a packet must contain a complete display image context. The scalable video stream packet with a packet to define the source and destination window size and position parameters, and a separate video stream can be scaled pixel data packets to send. Clients are assigned to each stream associated internal memory to store data from a packet flow parameters and flow associated with each portion of the pixel data. Amount of storage required for each stream will depend on the size of the image source and destination, and in the establishment of the value assigned in the group is changed. In this reason, the protocol is designed so that the client can be scaled for each video stream to achieve dynamic memory allocation and memory allocation....
31. Scalable video streaming ability grouping
Scalable video streaming ability grouping is defined in the client or by using scalable video stream source image features. Figure 75 shows the overall flow capacity of the scalable video format of the packet. Shown in Figure 75, in one embodiment, the ability to scale the video stream packet is configured to have a packet length, packet type, cClient ID, the maximum number of streams, the largest source of X Size, Source Max Y size, RGB capability, color ability to retain 1, Y Cr Cb ability to retain two and CRC fields. In one embodiment, the packet length is selected to be a fixed 20 bytes, as shown in the length field, which includes a 2-byte cClient ID field and the CRC field, which cClient ID field is reserved for the client ID of the use, otherwise it is set to zero. In one embodiment, the client with a list of active packet effective response parameter response parameter value list 143 to indicate its ability to support scalable video stream packet capabilities....
Scalable video streaming ability grouping is defined in the client or by using scalable video stream source image features. Figure 75 shows the overall flow capacity of the scalable video format of the packet. Shown in Figure 75, in one embodiment, the ability to scale the video stream packet is configured to have a packet length, packet type, cClient ID, the maximum number of streams, the largest source of X Size, Source Max Y size, RGB capability, color ability to retain 1, Y Cr Cb ability to retain two and CRC fields. In one embodiment, the packet length is selected to be a fixed 20 bytes, as shown in the length field, which includes a 2-byte cClient ID field and the CRC field, which cClient ID field is reserved for the client ID of the use, otherwise it is set to zero. In one embodiment, the client with a list of active packet effective response parameter response parameter value list 143 to indicate its ability to support scalable video stream packet capabilities....
Maximum X and Y size of the source size field (2 bytes) Specifies the number of pixels, respectively, scalable video stream of the source image maximum width and height values.
Maximum X and Y size of the source size field (2 bytes) Specifies the number of pixels, respectively, scalable video stream of the source image maximum width and height values....
1-byte field contains the color capabilities for instructions can be displayed in a format in accordance with monochrome values ​​of bits of resolution. If scalable video stream can not be used monochrome format, then this value is zero. Bits 7 to 4 are reserved for future use, and thus the current applications should be set to zero ('0 '), of course, the value can change over time, as the skilled person will be understood that. Bits 3 to 0 is defined can exist in each pixel the maximum number of gray levels. This four able to explain each pixel comprises 1-15. If the value is zero, then the scalable video stream does not support the monochrome format.
Reserved 1 field (here 1 byte) is reserved for future use in providing scalable video stream or the data packets related to the value of the information. Therefore, at present, all the bits in this field are set to logic '0 '. One purpose of this field is to make all subsequent 2-byte fields aligned with the 16-bit word address, so a 4-byte field aligned with the 32-bit word address.
2-byte Y Cb Cr capability field contains instructions can be displayed in accordance with the Y Cb Cr format of the value of bits of resolution. If the scaled video stream can not use the Y Cb Cr format then this value is zero. The Y Cb Cr capacity word comprises three separate unsigned values: Bits 3 to 0 defines the sample for explaining the Cr maximum number; Bit 7-4 for explaining the Cb sample defines the maximum number of bits; Bit 11 8 is used to define the maximum number of bits Description Y sample; bits 15-12 are reserved for future use and is generally set to zero.
An ability to bit byte field contains 8-bit unsigned integer that contains a set of instructions and scalable video streaming capabilities associated symbol. The flags are defined as follows: Bit 0 scalable video streaming coverage of the pixel data packet format capable of packing cases. In the previous 12 shown in FIG packed and byte-aligned pixel data instance. Bit 1 is reserved for future use and is set to zero; bit 2 has also been reserved for future use and set to zero; Bit 3 covers scalable video stream mapping data format in accordance with the color specified circumstances. For scalable video streaming colormaps buffer used for the main image and the alpha cursor image colormap same plane. Using color mapping as described elsewhere may be configured of the color map packets; and bits 7-4 are reserved for future use and is generally set to zero....
An ability to bit byte field contains 8-bit unsigned integer that contains a set of instructions and scalable video streaming capabilities associated symbol. The flags are defined as follows: Bit 0 scalable video streaming coverage of the pixel data packet format capable of packing cases. In the previous 12 shown in FIG packed and byte-aligned pixel data instance. Bit 1 is reserved for future use and is set to zero; bit 2 has also been reserved for future use and set to zero; Bit 3 covers scalable video stream mapping data format in accordance with the color specified circumstances. For scalable video streaming colormaps buffer used for the main image and the alpha cursor image colormap same plane. Using color mapping as described elsewhere may be configured of the color map packets; and bits 7-4 are reserved for future use and is generally set to zero....
32 scalable video streaming to establish a packet
A packet can be scaled video stream of the video stream used to define a scaling parameter and the client uses the information to allocate internal memory to said image buffer means and the zoom, structure, or method. By using the transmission wherein X Image Size and Y Image Size field of the packet is zero, the distribution of convection can be lifted. Deallocated scalable video stream can later using the same or different flow parameters to reallocate. In one embodiment, the client with a list of active response parameter response packet list of valid parameter values ​​143, and through the use of scalable video stream packet of the maximum flow capacity of the digital section of the non-zero value to indicate that it supports scaled video streams to establish a packet capabilities....
A packet can be scaled video stream of the video stream used to define a scaling parameter and the client uses the information to allocate internal memory to said image buffer means and the zoom, structure, or method. By using the transmission wherein X Image Size and Y Image Size field of the packet is zero, the distribution of convection can be lifted. Deallocated scalable video stream can later using the same or different flow parameters to reallocate. In one embodiment, the client with a list of active response parameter response packet list of valid parameter values ​​143, and through the use of scalable video stream packet of the maximum flow capacity of the digital section of the non-zero value to indicate that it supports scaled video streams to establish a packet capabilities....
2-byte packet length field shows the packet includes a packet length field is not the total number of bytes. In one embodiment, the packet length of this packet is fixed at 24.2-byte packet type field, a value of 136 identifies the packet as a scalable stream setting packet. 2-byte hClient ID field is reserved for future use, and temporarily usually set all bits to logic zero value, or know the protocol that will be used to determine the user ID value, as will understand the situation.
% E6% B5% 81ID% E5% AD% 97% E6% AE% B5% E4% BD% BF% E7% 94% A82% E5% AD% 97% E8% 8A% 82% E8% AF% B4% E6 % 98% 8E% E6% B5% 81ID% E7% 9A% 84% E5% 94% AF% E4% B8% 80% E6% A0% 87% E8% AF% 86% E7% AC% A6% E3% 80 % 82% E8% BF% 99% E4% B8% 80% E5% 80% BC% E6% 98% AF% E7% 94% B1% E4% B8% BB% E6% 9C% BA% E5% 88% 86 % E9% 85% 8D% E7% 9A% 84% EF% BC% 8C% E5% B9% B6% E4% B8% 94% E5% 9C% A8% E4% BB% 8E% E9% 9B% B6% E5 % 88% B0% E5% AE% A2% E6% 88% B7% E6% 9C% BA% E8% 83% BD% E5% 8A% 9B% E5% 88% 86% E7% BB% 84% E4% B8 % AD% E6% 8C% 87% E5% AE% 9A% E7% 9A% 84% E6% 9C% 80% E5% A4% A7% E6% B5% 81ID% E5% 80% BC% E7% 9A% 84 % E8% 8C% 83% E5% 9B% B4% E5% 86% 85% E5% 8F% 98% E5% 8C% 96% E3% 80% 82% E6% 89% 80% E8% BF% B0% E4 % B8% BB% E6% 9C% BA% E5% BF% 85% E9% A1% BB% E5% B0% 8F% E5% BF% 83% E7% AE% A1% E7% 90% 86% E6% B5 % 81ID% E5% 80% BC% E7% 9A% 84% E4% BD% BF% E7% 94% A8% EF% BC% 8C% E4% BB% A5% E4% BE% BF% E7% A1% AE % E4% BF% 9D% E6% AF% 8F% E4% B8% 80% E6% BF% 80% E6% B4% BB% E7% 9A% 84% E6% B5% 81% E8% A2% AB% E5 % 88% 86% E9% 85% 8D% E6% 9C% 89% E5% 94% AF% E4% B8% 80% E7% 9A% 84% E5% 80% BC% EF% BC% 8C% E5% B9 % B6% E4% B8% 94% E7% A1% AE% E4% BF% 9D% E4% B8% 8D% E5% 86% 8D% E6% BF% 80% E6% B4% BB% E7% 9A% 84 % E6% B5% 81% E8% A2% AB% E8% A7% A3% E9% 99% A4% E5% 88% 86% E9% 85% 8D% E6% 88% 96% E8% 80% 85% E9 % 87% 8D% E6% 96% B0% E5% 88% 86% E9% 85% 8D% E3% 80% 82
In one embodiment, the Video Data Format Descriptor described using two bytes of the current packet in the current stream of pixel data for each pixel format. Pixel data format must comply with the alpha-cursor image ability grouping as defined in the alpha cursor image plane, or if the packet will be the other general definition image other predefined modes, at least a valid format. The Video Data Format Descriptor defines only the pixel format of the current packet, rather than implicit in particular during use of the video stream will continue to use the same format. Figure 11 shows the format of the video data is encoded descriptor to an embodiment, and the discussion above for the other groups.
In one embodiment, the 2-byte attribute field pixel data has a value interpreted as follows: Bits 1 and 0 are reserved for future use, are usually set to zero, and bit 2 indicates that the pixel data in an interlaced format. When bit 2 is 0, the pixel data in the standard progressive format. When advancing from one row to the next row, the row number (pixel Y coordinate) plus 1. When bit 2 is 1, the pixel data in an interlaced format. When advancing from one row to the next row, the row number (pixel Y coordinate) plus 2.
Bit 3 indicates that the pixel data in alternate pixel format. This is the bit 2 allows the standard interlaced mode, but where the interlacing is vertical instead of horizontal. When bit 3 is zero - when the pixel data in a standard progressive pixel format. Upon receiving each successive pixel, the column number (pixel X coordinate) is incremented. Bit 3 is the 1 -, the pixel data in alternate pixel format. When the reception of each pixel, the column number (pixel X coordinate) plus 2.
Bits 4-15 are also reserved for future use, and for the current application or design is usually set to a logic zero level or value.
33 scalable video streaming confirmation packet
Scalable video streaming confirmation packet allows the client to acknowledge receipt of scalable video streaming settings groupings. Said client, grouped by active response parameter response valid parameter value list 143 and the video stream can be scaled by the maximum flow capacity of the packet number field of the non-zero value to indicate that it supports scalable video stream capacity acknowledgment packet .
Figure 77 shows the scaled video stream can be recognized format of the packet. Shown in Figure 77, in one embodiment, the scalable video stream confirmation packet constructed with a packet length packets, packet type, cClient ID, flow ID, ACK Code, and CRC fields. 2-byte packet length shows packet does not include the total number of bytes in the packet length field, and for this packet type, the packet length value is 10, and the packet type 137 identifies the packet as a scalable video streaming confirmation packet.
2-byte cClient ID field - been reserved for future use, and is usually set to zero. 2-byte stream ID field shows a unique identifier of the stream ID. This scalable packet stream setting the same value assigned by the host.
2-byte field provides confirmation code contains a code value, the code used to describe attempts to update the specified scalable video streaming results. In one embodiment, the code is defined as follows:
0 - Flow Assignment attempt is successful.
1 - Flow deallocate the attempt is successful.
2 - has been assigned to a distribution of a stream ID is invalid attempts.
3 - on an already deallocated Stream ID deallocation attempt invalid.
4 - client does not support scalable video streaming
5 - stream parameters are inconsistent with the client capabilities.
6 - Stream ID value is greater than the maximum allowed by the client.
7 - Clients do not have sufficient resources to be used to allocate the specified stream.
2-byte CRC field contains the length of the packet includes a packet including all bytes of the CRC.
34 scalable video stream packets
Scalable video stream packet to be transmitted with a specific scaled video stream associated with the pixel data. This packet size of the area involved is scalable video streaming settings grouping defined. Said client, grouped by active response parameter response valid parameter value list 143, and recognized by the scalable video stream packet success confirmation code field of scalable video stream allocation response, to indicate their support scalability the ability of the video stream packet.
Figure 78 shows the scaled video stream can be an embodiment of a packet format. Shown in Figure 78, will be configured to scale the video stream packet has a packet length, packet type, hClient ID, flow ID, the pixel data attributes, pixel count, the parameters CRC, pixel data and pixel data CRC field. 2-byte packet type field identifies the packet with the value 18 as a scalable video stream packets. hClient ID field is reserved for the client ID, and generally set to zero. As described above, 2-byte stream ID field shows a unique identifier of the stream ID. This value is set in a scalable video stream packets specified by the host, and scalable video streaming confirmation packet is confirmed. In one embodiment, the 2-byte attribute field pixel data having the specified pixel data routing and display updating or buffer value of the position. In one embodiment, these values ​​are:...
Figure 78 shows the scaled video stream can be an embodiment of a packet format. Shown in Figure 78, will be configured to scale the video stream packet has a packet length, packet type, hClient ID, flow ID, the pixel data attributes, pixel count, the parameters CRC, pixel data and pixel data CRC field. 2-byte packet type field identifies the packet with the value 18 as a scalable video stream packets. hClient ID field is reserved for the client ID, and generally set to zero. As described above, 2-byte stream ID field shows a unique identifier of the stream ID. This value is set in a scalable video stream packets specified by the host, and scalable video streaming confirmation packet is confirmed. In one embodiment, the 2-byte attribute field pixel data having the specified pixel data routing and display updating or buffer value of the position. In one embodiment, these values ​​are:...
Bits 7 and 6 is a display update bit, used to specify the data to be written to the frame buffer pixel. Elsewhere described in greater detail the bit frame update utility. When bit [7:6] is "01", the pixel data is written to the image buffer line. When bit [7:6] is "00", the pixel data is written to the image buffer used to refresh the display. If bit [7:6] is "10", which is deemed invalid value. These bits are reserved for future use. In some cases, the pixel data is not written to any image buffer ignored. Bit 2-5 and 8-15 are reserved for future use, and is usually set logic zero level or value.
Bits 7 and 6 is a display update bit, used to specify the data to be written to the frame buffer pixel. Elsewhere described in greater detail the bit frame update utility. When bit [7:6] is "01", the pixel data is written to the image buffer line. When bit [7:6] is "00", the pixel data is written to the image buffer used to refresh the display. If bit [7:6] is "10", which is deemed invalid value. These bits are reserved for future use. In some cases, the pixel data is not written to any image buffer ignored. Bit 2-5 and 8-15 are reserved for future use, and is usually set logic zero level or value....
2-byte CRC field contains only the pixel data of the pixel data of the CRC. If this CRC fails the check, then the pixel data to be used, but the CRC error count is incremented.
35. Request packet specific state
Request packet to host a particular state provides for the requesting client in accordance with the manner specified in this packet, or the ability to send the packet back to the host state the means, mechanisms or methods. Clients in the next reverse link encapsulation packet returns the specified type of packet. If the client has a specific state in response to the request packet capacity, the client sets the client capability packet grouping feature of the client capability field in bit 17. A hosted used to determine the client can return or transfer all states packet type convenient way is to use the active state as described elsewhere, grouped responses. Clients can use the client capability packet client grouping feature capability field bit 21 to indicate a particular state of its support request packet capabilities....
Request packet to host a particular state provides for the requesting client in accordance with the manner specified in this packet, or the ability to send the packet back to the host state the means, mechanisms or methods. Clients in the next reverse link encapsulation packet returns the specified type of packet. If the client has a specific state in response to the request packet capacity, the client sets the client capability packet grouping feature of the client capability field in bit 17. A hosted used to determine the client can return or transfer all states packet type convenient way is to use the active state as described elsewhere, grouped responses. Clients can use the client capability packet client grouping feature capability field bit 21 to indicate a particular state of its support request packet capabilities....
66 - packet sent by the client client ability grouping.
133 - Alfa sent by the client cursor image ability grouping.
139 - Send a list of valid state response packet is used to identify the client's ability to be able to send the exact type and status of the packet.
140 - sent by the client packet processing delay parameter groupings.
141 - Individual packets sent by the client client ability grouping.
142 - by the client sends a client error reporting packets.
143 - sent by the client scalable video streaming ability grouping.
144 - sent by the client client identity groupings.
56-63 packet type can be used for manufacturer-specific capability and status identifiers.
CRC field contains a packet includes a packet length of all bytes in the inner of the CRC.
36 list of valid state response packet
Acknowledge active list grouping provides a host with the client the ability to return a series of status and ability grouping structure, means or methods. Client can use the client capability packet grouping characteristics of the client capability field bit 21 to indicate an active state it supports, grouped response capabilities.
Figure 80 shows a list of active state response to an embodiment of the packet format. Shown in Figure 80, the list of active state response packet constructed with a packet length, packet type, cClient ID, the number of values ​​in the list, a list of valid parameter response and CRC fields. This type of packet is generally fixed packet length value 10, and the type value of 139 identifies the packet reply packet to the active state. cClient ID field is reserved for future as a client ID, and is usually set to zero. 2-byte quantity field values ​​in the list shows the valid parameters for the subsequent responses number of items in the list.
A list of valid parameters response field contains two-byte parameter list, which is used to illustrate the client can be sent to the ability of the host state or type of the packet. If the client has requested that it can respond to a particular state packet (using the client capability packet grouping characteristics of the client capability field of bit 21), then it can send a client capability packet at least a packet (Packet Type = 66) and the active state answer List packet (packet type = 139). Sent by the client and may be included in the list of the packet type, and in this embodiment the respective distribution purposes are:
66 - Grouping client ability grouping.
133 - alpha cursor image ability grouping.
139 - a list of active state response packet is used to identify the ability of the client can send the exact type and status of the packet.
140 - packet processing delay parameter groupings.
141 - personal display ability grouping.
142 - Error Reporting client group.
143 - scalable video streaming ability grouping.
144 - Client Identification groupings.
145 - Other monitors ability grouping.
Packet type 56-63 for manufacturer-specific capabilities and status identifiers.
CRC field contains the length of the packet includes a packet of all bytes in the packet including the CRC.
37 packet processing delay parameter grouping
Packet processing delay parameter grouping provides a set of parameters to allow the host computer to complete the packet with a specific type of receiver processing associated with the time required. Some of the commands sent by the host by the client can not be completed within the time zero. The host can poll the status of the client request and the status bits in the packet to determine whether certain features completed by the client or the host can be used by the client in the packet processing delay in the return parameter packet parameters to calculate the completion time. The client can use the active state Answer List parameter response packet in the list of valid parameter values ​​140 to indicate that the packet processing delay parameters it supports the ability to group.
Figure 81A illustrates the overall packet processing delay parameter to an embodiment of a packet format. As shown in Figure 81A, the packet processing delay parameter grouping constructed with packet length, packet type, cClient ID, list the number of items, response delay parameter list and the CRC field. This packet type packet length is usually fixed at a value of 10, and the type value 140 identifies the packet packet packet processing delay parameters. cClient ID field is reserved for future as a client ID, and is usually set to zero. 2-byte number of items in the list shows the valid parameters for the subsequent responses number of items in the list.
Answer List delay parameter field is one or more delay parameter selection list. Figure 81B shows a single delay parameter list item format one embodiment, there is shown a delay of packet type, pixel delay, horizontal pixel delay, delay, and a fixed delay vertical pixel fields.
Each Delay Parameters List Item is usually limited to the length of 6 bytes, and are defined as follows. 2-byte latency packet type field descriptions of the subsequent application packet delay parameter type. Pixel delay field (1 byte), including delay value index (index). The value read from the table is multiplied by the destination field of the packet of the total number of pixels. The total number of pixels is positioned by the grouping destination area of ​​the bitmap width by height. 1-byte field contains the horizontal pixel delay of the delay value table (same table the DPVL) the value of the index. Read from the table is multiplied by the value in the destination field of the packet the width (in pixels). 1-byte field contains the vertical pixel delay of the delay value table (generally uses the same table DPVL) the value of the index. Read from the table is multiplied by the value of the destination field of the packet height (in pixels)....
Each Delay Parameters List Item is usually limited to the length of 6 bytes, and are defined as follows. 2-byte latency packet type field descriptions of the subsequent application packet delay parameter type. Pixel delay field (1 byte), including delay value index (index). The value read from the table is multiplied by the destination field of the packet of the total number of pixels. The total number of pixels is positioned by the grouping destination area of ​​the bitmap width by height. 1-byte field contains the horizontal pixel delay of the delay value table (same table the DPVL) the value of the index. Read from the table is multiplied by the value in the destination field of the packet the width (in pixels). 1-byte field contains the vertical pixel delay of the delay value table (generally uses the same table DPVL) the value of the index. Read from the table is multiplied by the value of the destination field of the packet height (in pixels)....
Delay = (packet processing delay (pixel delay) number of dots)
(Packet processing delay (horizontal pixel delay) * width) +
(Packet processing delay (vertical pixel delay) · height) +
Packet processing delay (fixed delay)
For some groups, the total number of pixels is not used, the width or the height, because the corresponding packet is not referred to these parameters. In these cases, the corresponding pixel delay parameter is usually set to zero.
38 Personal Monitor ability grouping
Personal display ability grouping provides a set of parameters, such as head-mounted display is used to describe or personal display glasses display device's capabilities. This allows the host to follow the client's ability to customize the display specific information. On the other hand, the client list through the use of effective state response packet in the list of valid parameter response corresponding parameter to indicate its ability to send personal display ability grouping capabilities.
Figure 82 shows the ability of the individual display an embodiment of a packet format. Shown in Figure 82, the individual capacity of the packet is configured to monitor a packet length, packet type, cClientID, the sub-pixel layout, pixel shape, horizontal field, vertical field, the visual axis intersecting the left / right image, transparency (see through), the maximum brightness, optical power, minimum IPD, maximum IPD, the field curvature of the point list and CRC fields. In one embodiment, the packet length is fixed at 68. Packet type value 141 identifies the packet as a personal display ability grouping. cClient ID field is reserved for future use, and is now usually set to zero.
Subpixel layout fields use the following values ​​for pixels from top to bottom and from left to right Akiko physical layout, including: using sub-pixel layout of 0 indicates not defined; using a show of red, green and blue stripes; using 2 show blue, green, red stripe; using 3 shows a 2 × 2 sub-pixel arrangement of four pixels, which are arranged in the red at the top left, blue at the bottom right, and two green sub-pixels, one of the green sub-pixel located in the bottom left and the other in the top right; with 4 to indicate a 2 × 2 sub-pixel arrangement of four pixels, which are arranged in the bottom left include red, blue at the top right, and two green sub-pixels , one in left-hand side item and the other at the bottom right; using a 5 to indicate Δ (Delta) (triplet); with 6 to indicate that the red, green and blue overlap (eg, using field sequential color LCOS display) mosaics; and the values ​​7-255 usually are reserved for future use....
Subpixel layout fields use the following values ​​for pixels from top to bottom and from left to right Akiko physical layout, including: using sub-pixel layout of 0 indicates not defined; using a show of red, green and blue stripes; using 2 show blue, green, red stripe; using 3 shows a 2 × 2 sub-pixel arrangement of four pixels, which are arranged in the red at the top left, blue at the bottom right, and two green sub-pixels, one of the green sub-pixel located in the bottom left and the other in the top right; with 4 to indicate a 2 × 2 sub-pixel arrangement of four pixels, which are arranged in the bottom left include red, blue at the top right, and two green sub-pixels , one in left-hand side item and the other at the bottom right; using a 5 to indicate Δ (Delta) (triplet); with 6 to indicate that the red, green and blue overlap (eg, using field sequential color LCOS display) mosaics; and the values ​​7-255 usually are reserved for future use....
Horizontal field of 1 byte (HFOV) field shows in 0.5 degree increments horizontal field of view (for example, if the HFOV is 30 degrees, then its value is 60). If its value is zero, then do not specify HFOV.
Vertical field of 1 byte (VFOV) field described in 0.5 degree increments in the vertical field of view (for example, if the VFOV is 30 degrees, then its value is 60). If its value is zero, then do not specify VFOV.
1-byte field shows the visual axis crossing in 0.01 diopter (1 / m) increments the visual axis crossing (for example, if the visual axis crossing is 2.22 meters, then the value is 45). If the value is zero, the visual axis crossing is not specified.
1 byte left / right image shows the left and right images overlapping fields overlap percentage. Images overlap percentage of the allowable range 1 to 100. 101-255 value is invalid and is not normally used. If its value is zero, then do not specify the image overlap.
1 byte transparency (see through) the image field shows the percentage of transparency. Transparency percentage of the allowable range from 0 to 100. Values ​​101-254 are invalid and will not be used. If the value is 255, then the percentage of transparency on unspecified. 1-byte Maximum Brightness field shows increments of 20 nits maximum brightness (for example, if the maximum brightness is 100 nits, then its value is 5). If its value is zero, then the maximum brightness is not specified.
2-byte flag field optical capabilities - optical capabilities include a description of the various fields in the display. Typically these bits allocated according to the following values:
Bit 15-5 are reserved for future use, generally set to zero.
Bit 4 select glasses focus adjustment, and a value of 0 means that the monitor does not have glasses focus adjustment. A value of 1 means the display has adjustable focus glasses.
Bit 3-2 to choose binocular functions as follows: A value of 0 means the monitor is binocular, and can only display two-dimensional (2D) images; binocular value of 1 means the monitor is, and can display three-dimensional (3D ) image; value 2 - said display means is a single object, and the value 3 is reserved for future use.
Bit 1-0 Select curvature symmetry around the field, a value of 0 - value means the field curvature is not defined. If this field is zero, then from the outside in addition to point C3 A1 to E5, all field curvature values ​​are set to zero, the designated monitor focal point C3, or it is set to zero to indicate the focal distance is not specified. A value of 1 - mean so monitors have the same symmetry. Value 2 - means so monitors the vertical axis (column C), mirror each other. Value 3 is reserved for future use.
1-byte minimum interpupillary distance (IPD) field is used in millimeters (mm) as a unit to specify the minimum pupil spacing. If the value is zero, then the minimum pupil distance is not specified. 1 byte maximum pupillary distance (IPD) is used in millimeters (mm) as a unit to specify the maximum distance between the pupil. If the value is zero, then the maximum pupil distance is not specified.
Field curvature point field contains a list of 25 two-byte parameter used in the range of 1 to 65,535 in thousandths of refraction (1 / m) in units of the focal length (for example, a 0.001 diopters, and 65535 is 65.535 diopters). Field curvature point 25 in the list of elements are labeled A1 to E5, as shown in Figure 83. The display of the point should be uniformly distributed on the activation area. Column C corresponds to the longitudinal axis of the display, line 3 corresponds to the horizontal axis of the display. Columns A and E correspond to the left and right edge of the display. And rows 1 and 5 correspond to the display along the top and bottom. 25 points in the list in the order: A1, B1, C1, D1, E1, A2, B2, C2, D2, E2, A3, B3, C3, D3, E3, A4, B4, C4, D4, E4, A5 , B5, C5, D5, E5.
CRC field contains the length of the packet includes a packet including all bytes of the CRC.
39 Error Reporting client group
Error Reporting group acts as a client to allow the client to the host provides a mechanism or means of operator error. As some of the commands received from the host to the results, the client can detect the normal operating conditions of a variety of errors. These errors include: the client has been in command mode, it does not support the operation; said client may have received a packet containing some parameters, and these parameters are out of range or client capabilities; said client may get command in accordance with the incorrect sequence into a pattern. The client error reporting packets may be used to detect errors during normal operation, but system designers and integrators the most useful is the host and client systems development and integration process of diagnosing the problem. Said client list is valid state response packet in the list of valid parameter response parameter values ​​display 142 to indicate the transmission packet error reporting capabilities....
Error Reporting group acts as a client to allow the client to the host provides a mechanism or means of operator error. As some of the commands received from the host to the results, the client can detect the normal operating conditions of a variety of errors. These errors include: the client has been in command mode, it does not support the operation; said client may have received a packet containing some parameters, and these parameters are out of range or client capabilities; said client may get command in accordance with the incorrect sequence into a pattern. The client error reporting packets may be used to detect errors during normal operation, but system designers and integrators the most useful is the host and client systems development and integration process of diagnosing the problem. Said client list is valid state response packet in the list of valid parameter response parameter values ​​display 142 to indicate the transmission packet error reporting capabilities....
In one embodiment, as shown in FIG 87B, each Error Report List Item is exactly the length of 4 bytes, and in one embodiment, which has such a structure, comprising: a description of the types of errors reported 2-byte error code field monitor for instructions and grouped by the client error codes defined in more detail about the error details of the two-byte error sub-code field. Each client error codes are defined by the client's defined by the manufacturer. Do not display an error code defined for each sub-error code and sub-code is not defined in the wrong circumstances, the value is set to zero. Each error subcode by the client's specific definition defined by the manufacturer....
In one embodiment, as shown in FIG 87B, each Error Report List Item is exactly the length of 4 bytes, and in one embodiment, which has such a structure, comprising: a description of the types of errors reported 2-byte error code field monitor for instructions and grouped by the client error codes defined in more detail about the error details of the two-byte error sub-code field. Each client error codes are defined by the client's defined by the manufacturer. Do not display an error code defined for each sub-error code and sub-code is not defined in the wrong circumstances, the value is set to zero. Each error subcode by the client's specific definition defined by the manufacturer....
Client Identification grouping allows the client to a particular state in response to a request to return the packet identification data. In one embodiment, the client uses a list of valid state response packet list of valid parameter response parameter value 144 to indicate that the sending client identity grouping capabilities. Be able to read the data from the client, and determine the client device manufacturer name and model, in terms of the host is very useful. The information may be used to determine whether the client has the ability grouping grouping clients can not describe the special abilities. Probably there are two possible methods, means or mechanism for reading the identification information from the client. One is by using a client capability packet to implement the packet, the packet is a client capability packet contains a field similar to those in the base EDID structure fields. Another way is through the use of the score group of clients including ability grouping similar fields richer set of client identity information packet. It allows the host to identify the character has not been assigned three EISA manufacturer code and allows serial contain alphanumeric characters....
Client Identification grouping allows the client to a particular state in response to a request to return the packet identification data. In one embodiment, the client uses a list of valid state response packet list of valid parameter response parameter value 144 to indicate that the sending client identity grouping capabilities. Be able to read the data from the client, and determine the client device manufacturer name and model, in terms of the host is very useful. The information may be used to determine whether the client has the ability grouping grouping clients can not describe the special abilities. Probably there are two possible methods, means or mechanism for reading the identification information from the client. One is by using a client capability packet to implement the packet, the packet is a client capability packet contains a field similar to those in the base EDID structure fields. Another way is through the use of the score group of clients including ability grouping similar fields richer set of client identity information packet. It allows the host to identify the character has not been assigned three EISA manufacturer code and allows serial contain alphanumeric characters....
2-byte packet type field contains the identifier for the packet identifies the client grouping values. In one embodiment, the selection of the value to 144. The cClient ID field (2 bytes) has also been reserved for future use for client ID, and is usually set to zero. The CRC field (2 bytes) contains a packet includes a packet length, including the bytes of all the 16-bit CRC.
2-byte packet type field contains the identifier for the packet identifies the client grouping values. In one embodiment, the selection of the value to 144. The cClient ID field (2 bytes) has also been reserved for future use for client ID, and is usually set to zero. The CRC field (2 bytes) contains a packet includes a packet length, including the bytes of all the 16-bit CRC....
The length of the manufacturer's name, product name, length, and number 2-byte length field contains the value, respectively, for description includes the null terminator or any padding manufacturer empty name string length of the field, including any null terminator or empty padding character product name string length of the field, as well as including any null terminator sequence number or an empty string padding character length of the field.
Manufacturer name string, product name and serial number string string field contains respectively, by manufacturer's name, product name and serial number of variable-length field specifies the number of bytes, and contains an ASCII string, respectively, for Description Manufacturer , product name, and display alphanumeric serial number. Each of these strings by at least one null character to terminate.
41 Optional (alternate) Display ability grouping
Optional Display ability grouping showed MDDI client controller connected to an optional monitor's capabilities. The packet is a response to the request packet is transmitted in a particular state. When prompted, the client device is supported by the monitor send optional monitor each optional ability grouping. If a client has more than an optional display, then the client must request a specific state in response to a single packet transmission, generating or providing a plurality of selectable display ability grouping, each display a course, some configurations may need to use more than one Request specific state grouping, of course, this is not enough. The client can optionally display number field value is called a non-sequential order sent Optional Display ability grouping. The passenger capacity machines to the list via the active state response packet in the list of valid parameter response parameter values ​​145 to indicate the packet and send an optional capability of the monitor's ability....
For MDDI accordance with the internal mode operation system, with more than one connection to the MDDI client controller display is very common. One exemplary application within a mobile phone with a large display in a flip in the outside has a smaller display. The client does not have an internal model to return the optional display ability grouping, for two reasons. First, the maintenance period, the host may already be programmed or that these capabilities because they are used in common device or housing. Second, because one, the client can not be easily disconnected from the host with or separated from the host client capabilities may include a hard-coded copy of, or at least know they do not change with changes in the client, Otherwise, it could happen....
For MDDI accordance with the internal mode operation system, with more than one connection to the MDDI client controller display is very common. One exemplary application within a mobile phone with a large display in a flip in the outside has a smaller display. The client does not have an internal model to return the optional display ability grouping, for two reasons. First, the maintenance period, the host may already be programmed or that these capabilities because they are used in common device or housing. Second, because one, the client can not be easily disconnected from the host with or separated from the host client capabilities may include a hard-coded copy of, or at least know they do not change with changes in the client, Otherwise, it could happen....
Figure 89 illustrates an optional capability of the monitor to an embodiment of the packet format. Shown in Figure 86, the optional monitor ability grouping constructed with packet length, packet type, cClientID, optional display number, keep one, the width of the bitmap, bitmap height and width of the display window, the display window height, color mapping RGB width, RGB capability, color ability to retain 2, Y Cb Cr capacity display characteristic ability to retain 3, and CRC fields. Packet type value 145 will be a group identifier is an optional capability of the monitor group. cClient ID field is reserved for future client ID to use, and is usually set to zero.
Figure 89 illustrates an optional capability of the monitor to an embodiment of the packet format. Shown in Figure 86, the optional monitor ability grouping constructed with packet length, packet type, cClientID, optional display number, keep one, the width of the bitmap, bitmap height and width of the display window, the display window height, color mapping RGB width, RGB capability, color ability to retain 2, Y Cb Cr capacity display characteristic ability to retain 3, and CRC fields. Packet type value 145 will be a group identifier is an optional capability of the monitor group. cClient ID field is reserved for future client ID to use, and is usually set to zero....
Reserved 1 field (1 byte) is reserved for future use. In this field, all bits are set to zero. The purpose of this field is to allow all subsequent 2-byte field aligned with the 16-bit word address, so that 4-byte field aligned with the 32-bit word address.
Width of the bitmap field description to use two bytes to represent the number of pixels bitmap width. Bitmap height field description to use two bytes to represent the number of pixels bitmap height. Display window width fields use two bytes to description to indicate the number of pixels of the display window width. Display window height fields use two bytes to description to indicate the number of pixels of the display window height.
Color map RGB Width field uses 2 bytes can follow illustrate the color map (palette) display mode the red, green and blue color components of the median. For each color component (red, green, and blue) can use up to 8 bits. Even in the color mapping of each packet transmitted 8-bit color components, it is only used in this field of each color component defined in the least significant bits. If the client can not use the display color map (palette) format, then this value is zero. The width of the RGB color mapping word consists of three separate unsigned value:
Color map RGB Width field uses 2 bytes can follow illustrate the color map (palette) display mode the red, green and blue color components of the median. For each color component (red, green, and blue) can use up to 8 bits. Even in the color mapping of each packet transmitted 8-bit color components, it is only used in this field of each color component defined in the least significant bits. If the client can not use the display color map (palette) format, then this value is zero. The width of the RGB color mapping word consists of three separate unsigned value:...
RGB capability field will be described using the 2-byte RGB format can follow the number of bits of resolution of the display. In one embodiment, if the client can not use the RGB format then this value is zero. The word consists of three separate RGB ability unsigned values: Bit 3-0 defines each pixel in the blue (blue intensity) of the maximum number of digits. Bit 7-4 defines each pixel in the green (green strength) of the maximum number of digits. Bit 11-8 defines each of the pixels in red (red color intensity) of the maximum number of digits. Bits 14-12 are reserved for future use and set to zero. Bit 15 is used to indicate that the client accepts packed or unpacked format, RGB pixel data. When bit 15 is set to logic 1 level, it indicates that the client can accept a packed or unpacked format, RGB pixel data. If bit 15 is set to logic 0 level, it indicates that the client can only accept unpacked format colormap pixel data....
RGB capability field will be described using the 2-byte RGB format can follow the number of bits of resolution of the display. In one embodiment, if the client can not use the RGB format then this value is zero. The word consists of three separate RGB ability unsigned values: Bit 3-0 defines each pixel in the blue (blue intensity) of the maximum number of digits. Bit 7-4 defines each pixel in the green (green strength) of the maximum number of digits. Bit 11-8 defines each of the pixels in red (red color intensity) of the maximum number of digits. Bits 14-12 are reserved for future use and set to zero. Bit 15 is used to indicate that the client accepts packed or unpacked format, RGB pixel data. When bit 15 is set to logic 1 level, it indicates that the client can accept a packed or unpacked format, RGB pixel data. If bit 15 is set to logic 0 level, it indicates that the client can only accept unpacked format colormap pixel data....
Reserved 2 field is reserved for future use 1 byte wide fields, and typically all of the bits in this field should be set to zero. In one embodiment, the purpose of this field is to make all subsequent 2-byte address field is aligned with the 16-bit word, so that 4-byte field is aligned with the 32-bit word address.
Reserved 2 field is reserved for future use 1 byte wide fields, and typically all of the bits in this field should be set to zero. In one embodiment, the purpose of this field is to make all subsequent 2-byte address field is aligned with the 16-bit word, so that 4-byte field is aligned with the 32-bit word address....
Capability field of 2 bytes described Bayer Bayer format can be transmitted in bits of resolution, pixel group, and pixel order. If the client can not use the interval format, then this value is set to zero. Bayer capability field consists of the following values: Bits 3 to 0 defines the intensity of each pixel in the present maximum number of digits; bits 5-4 define the required pixel pictorial; bits 8-6 define the pixel order of the required ; bits 14-9 are reserved for future use and set to zero. When bit 15 is set to 1, it indicates that the client can accept Bayer pixel packed or unpacked data. If bit 15 is set to 0, it indicates that the client can only accept unpacked format Bayer pixel data.
2-byte CRC field contains a packet, including the packet length including all bytes in the 16-bit CRC.
42 Register Access Packet
Register access packet to the host or client MDDI link for accessing the remote configuration and status register means, mechanisms or methods. These registers for each display or device controllers that are likely to be unique. These registers already exist in many monitors, they are required to set the configuration, operating mode and has other beneficial and necessary settings. The register access packet allows MDDI host or client to write to the register and use the MDDI link request to read register. When a host or client requests to read register, the peer group should be through the same type of data transmit register, and by using the read / write information field to indicate that this is the data read from the specified register and as a response. Register access packet can be used to register by specifying more than one count to read or write multiple registers. Client uses the client grouping ability grouping client characteristics capability field indicates support for 22-bit register access packet capabilities. Clients will use the encapsulated packet to send register access packet will therefore present the content that appears as packet configuration or structure of a packet....
Register access packet to the host or client MDDI link for accessing the remote configuration and status register means, mechanisms or methods. These registers for each display or device controllers that are likely to be unique. These registers already exist in many monitors, they are required to set the configuration, operating mode and has other beneficial and necessary settings. The register access packet allows MDDI host or client to write to the register and use the MDDI link request to read register. When a host or client requests to read register, the peer group should be through the same type of data transmit register, and by using the read / write information field to indicate that this is the data read from the specified register and as a response. Register access packet can be used to register by specifying more than one count to read or write multiple registers. Client uses the client grouping ability grouping client characteristics capability field indicates support for 22-bit register access packet capabilities. Clients will use the encapsulated packet to send register access packet will therefore present the content that appears as packet configuration or structure of a packet....
2 byte read / write flag field description is written to this particular packet, in response to the read or read, and provides a count of the data values​​.
Bits 15-14 for read / write flag. If bit [15:14] is 00, then the packet contains the address field to be written by the register addressed register. Subject to write to specific registers in the register data packets containing the list field. If bit [15:14] of 10, then this is addressed by the register address field of one or more registers request data. If bit [15:14] of 11 packets, then the packet in response to a bit of 15:14 R / W flag is set to 10, and register access packet containing the requested data. Register Address field contains the data corresponding to the first register of the register address list item, and the Register Data List field contains one or more addresses from the data read. If bit [15:14] bit 01, then this value is reserved for future use and is not used at this time, but skilled in the art will understand how to use it for applications....
13:0 with 14 bit unsigned integer to show a list of fields to be register data transmitted 32 registers the number of data items. If the packet bits 15:14 equal to "00", then bits 13:0 specify the 32 - bit register number of data items, the register data item contained in the Register Data List field, Judai written from the register address field specifies the starting register register. If the packet bit 15:14 is "10", then the bits 13:0 specify the receiving device sends to the requesting device reads the register 32 - bit register number of data items. The register data in the packet list field should contain the project and the length is zero. Bits 15:14 equal to "11", then the position has been specified 13:0 packets read from the registers contained in the Register Data List field in the number of register data items. Currently, Bit 15:14 will be set equal to "01", which is considered an invalid value, otherwise it is designated or reserved for future use....
13:0 with 14 bit unsigned integer to show a list of fields to be register data transmitted 32 registers the number of data items. If the packet bits 15:14 equal to "00", then bits 13:0 specify the 32 - bit register number of data items, the register data item contained in the Register Data List field, Judai written from the register address field specifies the starting register register. If the packet bit 15:14 is "10", then the bits 13:0 specify the receiving device sends to the requesting device reads the register 32 - bit register number of data items. The register data in the packet list field should contain the project and the length is zero. Bits 15:14 equal to "11", then the position has been specified 13:0 packets read from the registers contained in the Register Data List field in the number of register data items. Currently, Bit 15:14 will be set equal to "01", which is considered an invalid value, otherwise it is designated or reserved for future use....
2-byte CRC field contains a parameter to register address from the packet in the packet length of all bytes of the CRC. If the CRC fails the check, the entire packet is discarded.
Register Data List field contains the client registers to be written to a 4-byte register data values ​​or have been from the client device registers the value read.
2-byte CRC register data field contains data only for the register list of the CRC. If the CRC fails the check, then register data can still be used, but the CRC error count is incremented.
D. Packet CRC
CRC fields appear at the end of the packet, the packet may appear in some of the more critical parameters, these parameters have significantly larger data fields, thereby increasing the likelihood of an error during transmission. With two of the packet CRC field, a CRC is used when only when, CRC generation is the first CRC after being re-initialized so that the data field following a long packet CRC calculation starts from the parameters of.
For packets containing multiple bit errors exist the possibility to generate the proper remote control of the CRC. There is a packet error is detected on the possibility of close to correct CRC contains the large number of errors on a very long packet case 7.6 × 10-6. By design, MDDI link will have a very low or zero error rate. CRC is intended to monitor the link for normal conditions, and is not intended in detecting errors on specific packet to determine whether the packet should be retransmitted.
In an exemplary embodiment, the CRC polynomial is calculated CRC-16, or X16 + X15 + X2 + X0. Figure 36 illustrates the present invention can be used in a CRC generator and checker 3600 is an example implementation. In Figure 36, CRC register 3602 is input to the transmission just Tx_MDDI_Data_Before_CRC (MDDI before sending the CRC data) is a packet on the line before the first value is initialized to 0x0001, then the first byte of the packet is shifted from the LSB Register. It should be noted that this figure corresponds to the median registers order of the polynomial used, rather than by the MDDI bit position used. CRC register is shifted along a more effective way, which makes the CRC bits 15 in MDDI CRC field bit position 0, CRC register bit 14 in position 1 MDDICRC field bits, etc., until it reaches the MDDI bit position 14....
In an exemplary embodiment, the CRC polynomial is calculated CRC-16, or X16 + X15 + X2 + X0. Figure 36 illustrates the present invention can be used in a CRC generator and checker 3600 is an example implementation. In Figure 36, CRC register 3602 is input to the transmission just Tx_MDDI_Data_Before_CRC (MDDI before sending the CRC data) is a packet on the line before the first value is initialized to 0x0001, then the first byte of the packet is shifted from the LSB Register. It should be noted that this figure corresponds to the median registers order of the polynomial used, rather than by the MDDI bit position used. CRC register is shifted along a more effective way, which makes the CRC bits 15 in MDDI CRC field bit position 0, CRC register bit 14 in position 1 MDDICRC field bits, etc., until it reaches the MDDI bit position 14....
When the CRC generator and checker 3600 is configured as a CRC checker, the in Rx_MDDI_Data (MDDI data reception) CRC is received on the line input to the multiplexer 3604 and NAND gate 3608, and the use of non-(NOR) Door 3610, iso-OR (XOR) gate 3612 and with (AND) gate 3614-by-bit CRC register with the values ​​found for comparison. If there are any errors, such as the output of the AND gate 3614, then for each packet contains a CRC error, the output is connected through the door 3614 of the input to the register 3602, CRC increased once. It should be noted that Figure 36 illustrates an exemplary circuit can be output for a given CHECK_CRC_NOW (now checksum CRC) within the window of more than one CRC error signal (see Figure 37B). Thus, the CRC error counter generally only activated in each interval CHECK_CRC_NOW the first case a CRC error count. If configured as a CRC generator and then aligned with the end time of the packet, the CRC of the clock output from the CRC register....
When the CRC generator and checker 3600 is configured as a CRC checker, the in Rx_MDDI_Data (MDDI data reception) CRC is received on the line input to the multiplexer 3604 and NAND gate 3608, and the use of non-(NOR) Door 3610, iso-OR (XOR) gate 3612 and with (AND) gate 3614-by-bit CRC register with the values ​​found for comparison. If there are any errors, such as the output of the AND gate 3614, then for each packet contains a CRC error, the output is connected through the door 3614 of the input to the register 3602, CRC increased once. It should be noted that Figure 36 illustrates an exemplary circuit can be output for a given CHECK_CRC_NOW (now checksum CRC) within the window of more than one CRC error signal (see Figure 37B). Thus, the CRC error counter generally only activated in each interval CHECK_CRC_NOW the first case a CRC error count. If configured as a CRC generator and then aligned with the end time of the packet, the CRC of the clock output from the CRC register....
E. Packet CRC error code override (overload)
Whenever the host and transfer data between the client only when the packet and the CRC, which does not contain the error code. The only error is a loss of synchronization. Otherwise, you must wait for the link because of the lack of good data transmission path or pipeline and overtime, and then reset the link and continue. However, doing so is time-consuming and inefficient.
For one embodiment of the use, and has developed such a new technique in which the CRC portion of packets is used to transfer error code information. This is generally shown in Figure 65. In other words, the processing of data transmitted to the processor or device to generate one or more error codes, which indicates that the communication processing or links may appear in a particular predetermined errors or defects. When an error is encountered, the use of packet CRC bits to generate and transmit an appropriate error code. In other words, the use of error codes needed to override or rewrite the CRC value, the error code can be required at the receiving end is used to monitor the value of the CRC field monitor or parity error detected. For the error code and CRC values ​​match for some reason the case, the complement of a transmission error code in order to prevent confusion....
For one embodiment of the use, and has developed such a new technique in which the CRC portion of packets is used to transfer error code information. This is generally shown in Figure 65. In other words, the processing of data transmitted to the processor or device to generate one or more error codes, which indicates that the communication processing or links may appear in a particular predetermined errors or defects. When an error is encountered, the use of packet CRC bits to generate and transmit an appropriate error code. In other words, the use of error codes needed to override or rewrite the CRC value, the error code can be required at the receiving end is used to monitor the value of the CRC field monitor or parity error detected. For the error code and CRC values ​​match for some reason the case, the complement of a transmission error code in order to prevent confusion....
This technique of overloading the CRC value provides a very fast system response errors while using a minimal amount of extra bits or fields.
This technique of overloading the CRC value provides a very fast system response errors while using a minimal amount of extra bits or fields....
The CRC value comparison shows the control or comparison module 6606 for checking the selected one or more of the error code is the same as the CRC value being transferred. If it is, use code completion code generator or generation module or device to provide the complement of the error code to avoid the error code to be mistaken for the original CRC mode (pattern) or the value, so that the detection scheme confusion, or to make it complicated. Then, the error code or select the module selector 6610 selects the desired component or device insert or overwrite error code, or their respective complement, depending on the circumstances. CRC error code or rewrite mechanism or rewriter module 6612 is a device for receiving the data stream, packets, and the desired codes to be inserted, and rewrite the CRC value or, where appropriate, to the desired error code sending to the receiving device....
The CRC value comparison shows the control or comparison module 6606 for checking the selected one or more of the error code is the same as the CRC value being transferred. If it is, use code completion code generator or generation module or device to provide the complement of the error code to avoid the error code to be mistaken for the original CRC mode (pattern) or the value, so that the detection scheme confusion, or to make it complicated. Then, the error code or select the module selector 6610 selects the desired component or device insert or overwrite error code, or their respective complement, depending on the circumstances. CRC error code or rewrite mechanism or rewriter module 6612 is a device for receiving the data stream, packets, and the desired codes to be inserted, and rewrite the CRC value or, where appropriate, to the desired error code sending to the receiving device....
Figure 67A and 67B is shown in greater detail in Figure 66 of the override mechanism to achieve the realization of the overall process. In 67A, in step 6702, in the communication data or process detects one or more errors, and at step 6704 to select the error code to indicate this condition. At the same time, or at the appropriate point, at step 6706 the value of the CRC checksum to be replaced, and in step 6708 and the need to compare the error code. As previously discussed, the result of this comparison is to determine the desired code, or other representative value of the same with the current CRC value. If it is, then the process proceeds to step 6712, the complement of the cases or in some other representative value according to needs, to insert the selected code. Once in step 6710 and 6714 will be inserted to determine what the error code or value, select the appropriate code to insert. For clarity, these steps is shown as a separate step, but it usually presents an output based on the determination made in step 6708 a single selection. Finally, in step 6716, the CRC location override these appropriate values ​​to the target of the process as the packet transmitted together....
The packet reception side, as shown in Figure 67B, in step 6722 the monitoring packet CRC value. Generally, the CRC value is determined by the system of one or more process monitoring, data transmission in order to determine whether an error has occurred, and determines whether the request is to re-transmit one or more packets, or prohibit further operations, etc., some of which As already discussed. As part of such monitoring can also be used with the information known or preselected error codes, or representative values ​​to compare and detect occurrence of an error. Alternatively, you can achieve independence error detection process and monitors. If, as there is such a code, it was extracted in step 6724, or mark it for further processing. In step 6726 can determine that this is the actual code or a complement, in this case, the additional step 6728 is used to convert the value to the desired code value. In either case, at step 6730 final extract code complement or other values ​​can be used to restore the code has been transmitted from the detection of an error which has occurred....
The packet reception side, as shown in Figure 67B, in step 6722 the monitoring packet CRC value. Generally, the CRC value is determined by the system of one or more process monitoring, data transmission in order to determine whether an error has occurred, and determines whether the request is to re-transmit one or more packets, or prohibit further operations, etc., some of which As already discussed. As part of such monitoring can also be used with the information known or preselected error codes, or representative values ​​to compare and detect occurrence of an error. Alternatively, you can achieve independence error detection process and monitors. If, as there is such a code, it was extracted in step 6724, or mark it for further processing. In step 6726 can determine that this is the actual code or a complement, in this case, the additional step 6728 is used to convert the value to the desired code value. In either case, at step 6730 final extract code complement or other values ​​can be used to restore the code has been transmitted from the detection of an error which has occurred....
MDDI link can quickly go to sleep and wake up from sleep quickly. As MDDI link can very quickly awake again to use, so this response allows communications systems and equipment MDDI link is often forced to sleep in order to reduce power consumption. In one embodiment, when the external mode client first awakening from sleep, it is the data rate, and so the strobe timing operation, where the strobe timing and the same rate of 1Mbps, that is, MDDI_Stb corresponds to a rate of 500kHz flip. Once the client has been host to discover the characteristics or its characteristics have been passed to the host, then the host can pass yield from 1Mbps to the client can run anywhere between the maximum rate of speed wake links. Internal models clients can host and client sides can run any rate awakening. This usually applies to internal mode client first wake up....
MDDI link can quickly go to sleep and wake up from sleep quickly. As MDDI link can very quickly awake again to use, so this response allows communications systems and equipment MDDI link is often forced to sleep in order to reduce power consumption. In one embodiment, when the external mode client first awakening from sleep, it is the data rate, and so the strobe timing operation, where the strobe timing and the same rate of 1Mbps, that is, MDDI_Stb corresponds to a rate of 500kHz flip. Once the client has been host to discover the characteristics or its characteristics have been passed to the host, then the host can pass yield from 1Mbps to the client can run anywhere between the maximum rate of speed wake links. Internal models clients can host and client sides can run any rate awakening. This usually applies to internal mode client first wake up....
During Sleep, MDDI_Data and MDDI_Stb differential driver is disabled and in a high impedance state in all differential pairs across the differential voltage is zero voltage. In the wake from sleep during the pulse sequence used to detect the differential line receiver with intentional voltage offset. In one embodiment, the receiver logic 1 and logic 0 level threshold between approximately 125mV. This makes the undriven differential pair in the link will be considered during the wake sequence logic zero level.
During Sleep, MDDI_Data and MDDI_Stb differential driver is disabled and in a high impedance state in all differential pairs across the differential voltage is zero voltage. In the wake from sleep during the pulse sequence used to detect the differential line receiver with intentional voltage offset. In one embodiment, the receiver logic 1 and logic 0 level threshold between approximately 125mV. This makes the undriven differential pair in the link will be considered during the wake sequence logic zero level....
In order from hibernation "wake up", you need to perform several actions and processes. When the client, here is the monitor, you need to communicate data from the host or service, the client will MDDI_Data0 line driven to a logic 1 state arising request pulse and lasts about 70 to 1000 microseconds, while MDDI_Stb inactive, and MDDI_Stb becomes active after the remain MDDI_Data0 is driven to a logic 1 level is approximately 70 MDDI_Stb cycles (60 to 80 range), but other periods may be used as needed. Then the client by MDDI_Data0 drive a high impedance state and disables MDDI_Data0 drive.
If MDDI_Stb active during sleep, although this is unlikely, then the client can only be driven to a logic 1 state MDDI_Data0 about 70 MDDI_Stb cycles (in the range 60-80). This action allows the host to start and restart the forward link (208) and ask for data services on the status of clients.
The host must detect the request appeared and started pulse sequence, ie, first MDDI_Stb driven to a logic 0 level will MDDI_Data0 driven to a logic high level for at least 100nsec. Then, flip MDDI_Stb while continuing to MDDI_Data0 driven to a logic one level and sustained 150 MDDI_Stb cycles (in the range 140-160), and the MDDI_Data0 driven to a logic 0 level and lasted 50 MDDI_Stb cycles (in the range 40 to 60). If the client detects a logic 1 state MDDI_Data0 more than 80 MDDI_Stb cycles, then the client should not send a service request. When the client detects MDDI_Data0 at a logic 1 level reached 60-80 MDDI_Stb cycle, then the client will search for the host MDDI_Data0 driven to a logic 0 level up to 50 MDDI_Stb cycle interval. The host will MDDI_Data0 driven to a logic zero level and lasted 50 MDDI_Stb period of time, the host then starts sending packets across the link. The first packet is transmitted sub-frame header packet. In MDDI_Data0 at a logic 0 level up to 50 cycles of 40 MDDI_Stb cycle interval, the client started looking for sub-frame header packet. The following further discussions with the sleep process and startup sequence associated time interval selected properties and tolerances. (See the following Figure 68A-C)...
Host can enable MDDI_Stb initiated by first wake up, and to simultaneously driven to a logic 0 level. Until pulses are output as described below, MDDI_Stb was only driven to a logic one level. In MDDI_Stb reach a valid logic 0 level, the host is enabled MDDI_Data0 and to simultaneously driven to a logic 1 level. As described until MDDI_Data0 is driven to logic 0 level and the last 50 MDDI_Stb pulses interval, MDDI_Data0 should only be driven to a logic 0 level. Hosts should MDDI_Data0 reached a logic one level and then on the drive before the pulse MDDI-Stb wait at least 100 nanoseconds. When considering the worst-case output enable delay occurs when this timing relationship. This basically ensures that the client in its MDDI_Stb receiver consists MDDI_Data0 driven by the host logic on a level sufficient wake-up time to fully enable the MDDI_Stb receiver....
Figure 38 shows a typical case of no competition service request event 3800 instances of processing steps, which for convenience of description, letters A, B, C, D, E, F and G to mark said event. The process begins at point A, where the host to the client device sends packets close the link, said link in order to inform that it will change to a low power sleep state. In the next step, by disabling the drive and put MDDI_Stb MDDI_Data0 drive is set to logic 0, the host computer into a low-power sleep state, such as point B in Fig. Through a high impedance bias network will MDDI_Data0 driven to a logic 0 level. After a certain period of time, the client through the MDDI_Data0 driven to a logic one level to the host send service requests, such as point C as shown. The host is still using a high-impedance bias network to maintain (asserts) logic 0 level, but the client drive to force the line to enter the logic 1 level. 50 microseconds, the host recognizes the service request pulse, and by enabling its drive to maintain the MDDI_Data0 logic 1, point D as shown. The client then attempts to maintain the service request pulse to stop the efforts and said client driver in its high-impedance state, as shown at point E. Host to MDDI_Data0 driven to a logic zero level and sustained 50 microseconds, as shown at point F, and in accordance with the logic MDDI_Data0 0 level consistent way to generate MDDI_Stb. In MDDI_Data0 at a logic 0 level up to 40 MDDI_Stb cycles, the client started looking for sub-frame header packet. MDDI_Data0 placed in the logic 0 level and the drive MDDI_Stb50 microseconds later, the host begins by sending sub-frame header packet transmission on the forward link data, such as point G below....
Figure 39 described a similar example in which the link restart sequence has begun after the maintenance (assert) the service request, and also uses the letters A, B, C, D, E, F and G to mark said event. This represents a request from the client or the signal pulse is very close to the sub-frame header packet to destroy the worst case. The process begins at point A, where the host sends to the client device link closed again packet informing it that the link will be transformed into low-power sleep state. In the next step, said host by disabling the drive and put MDDI_Stb MDDI_Data0 drive is set to a logic 0 level, and enter a low-power sleep state, such as point B in Fig. As mentioned earlier, through a high impedance bias network will MDDI_Data0 driven to logic 0 level. After a time, the host drives the MDDI_Data0 to logic 1 level and the last 150 microseconds to start the link restart sequence, as shown at point C. After the link restart sequence begins before and after 50 microseconds, the display is maintained up to 70 MDDI_Data0 to 1 microsecond duration, as shown at point D. This happens because the monitor needs to request services to the host and the host has not yet started to identify the link restart sequence. Then, the client no longer trying to maintain the service request pulse, and the client driver in its high-impedance state, as shown at point E. Host continue to MDDI_Data0 driven to a logic 1 level. The host drives MDDI_Data0 to a logic zero level for 50 microseconds, and, as shown in point F, and in accordance with the MDDI_Data0 to a logic 0 level consistent way to generate MDDI_Stb. In the MDDI_Data0 maintained to the logic 0 level and the drive MDDI_Stb up to 50 microseconds later, the host sends the sub-frame header packet begins transmission on the forward link data, such as point G below....
Figure 39 described a similar example in which the link restart sequence has begun after the maintenance (assert) the service request, and also uses the letters A, B, C, D, E, F and G to mark said event. This represents a request from the client or the signal pulse is very close to the sub-frame header packet to destroy the worst case. The process begins at point A, where the host sends to the client device link closed again packet informing it that the link will be transformed into low-power sleep state. In the next step, said host by disabling the drive and put MDDI_Stb MDDI_Data0 drive is set to a logic 0 level, and enter a low-power sleep state, such as point B in Fig. As mentioned earlier, through a high impedance bias network will MDDI_Data0 driven to logic 0 level. After a time, the host drives the MDDI_Data0 to logic 1 level and the last 150 microseconds to start the link restart sequence, as shown at point C. After the link restart sequence begins before and after 50 microseconds, the display is maintained up to 70 MDDI_Data0 to 1 microsecond duration, as shown at point D. This happens because the monitor needs to request services to the host and the host has not yet started to identify the link restart sequence. Then, the client no longer trying to maintain the service request pulse, and the client driver in its high-impedance state, as shown at point E. Host continue to MDDI_Data0 driven to a logic 1 level. The host drives MDDI_Data0 to a logic zero level for 50 microseconds, and, as shown in point F, and in accordance with the MDDI_Data0 to a logic 0 level consistent way to generate MDDI_Stb. In the MDDI_Data0 maintained to the logic 0 level and the drive MDDI_Stb up to 50 microseconds later, the host sends the sub-frame header packet begins transmission on the forward link data, such as point G below....
Applicants have discovered a new and innovative ways to wake processing and timing, in which the host-based clock cycle timing signal flip (toggle). According to this configuration, the host at the beginning of the wake-up sequence MDDI_Data0 signal is driven high after the host from 0-10 microseconds start flipping MDDI_Stb, and until the signal is driven low before waiting. In the wake-up sequence, the host flip MDDI_Stb, as if MDDI_Data0 signal is always logic 0 level. Doing so effectively the concept of time removed from the client side, and for these cycles, the host computer 150 from the first two states microseconds and 50 microseconds section changes to these time periods 150 clock cycles and 50 clock cycles.
Applicants have discovered a new and innovative ways to wake processing and timing, in which the host-based clock cycle timing signal flip (toggle). According to this configuration, the host at the beginning of the wake-up sequence MDDI_Data0 signal is driven high after the host from 0-10 microseconds start flipping MDDI_Stb, and until the signal is driven low before waiting. In the wake-up sequence, the host flip MDDI_Stb, as if MDDI_Data0 signal is always logic 0 level. Doing so effectively the concept of time removed from the client side, and for these cycles, the host computer 150 from the first two states microseconds and 50 microseconds section changes to these time periods 150 clock cycles and 50 clock cycles....
On the client side, now, the client implementation can be calculated using the clock generated by the first data line is high, and the low number of clock cycles. The driving state of the data line to a high number of cycles requires the presence of 150, the driving state of the data line low number of clock cycles is 50. This means that for the proper wake-up sequence, the client should be able to be in a high state of the data line at least 150 continuous clock cycles of the data line and followed by a low state of at least 50 consecutive clock cycles are counted. Once these two conditions are met, the client can begin to search for the first sub-frame unique word. The interrupt for this model to the initial state of the counter base, where the client again looks for the data line is in a high state of the first 150 continuous clock cycles....
On the client side, now, the client implementation can be calculated using the clock generated by the first data line is high, and the low number of clock cycles. The driving state of the data line to a high number of cycles requires the presence of 150, the driving state of the data line low number of clock cycles is 50. This means that for the proper wake-up sequence, the client should be able to be in a high state of the data line at least 150 continuous clock cycles of the data line and followed by a low state of at least 50 consecutive clock cycles are counted. Once these two conditions are met, the client can begin to search for the first sub-frame unique word. The interrupt for this model to the initial state of the counter base, where the client again looks for the data line is in a high state of the first 150 continuous clock cycles....
Client-based wake-up from Sleep client implementations of the invention way, except that it allows the client through the data line to start the drive, the host-based wake-up similar. Clients can be the case without a clock asynchronous data line drive to wake up the host device. Once the host to identify the data line is driven high client state, it can begin its wake-up sequence. Client can wake it up at the beginning or during the process generated by the host counts the number of clock cycles. Once the number of clients in a high state of the data line of 70 consecutive clock cycles, it can stop the data line is driven to a high state. At this moment, the host should have the data line is driven high state. The client can then in a high state of the data line for another 80 continuous clock cycles are counted, so that the data line is in a high state of the clock period to 150, and thus can find the data line in a low state of the 50 clock cycles. Once you meet these three conditions, the client can begin to look for a unique word....
This awakening process has the advantage of a new way to achieve it does not require time measuring devices. Whether it is an oscillator, capacitor discharge circuits, or other such known device, the client is no longer in need of such an external device to determine the start condition. When the board to achieve the client device controllers, counters, etc., when doing so save money and circuit area. Although hosts, not necessarily as beneficial for clients as, but for the core circuit for ultra-high density logic (VHDL) concerned, this technology should also be able to simplify the host. Using the data and strobe lines as the wakeup notification and measurement source of power consumption is very low, it is because the core component does not need to run any external circuit, so as to wait for a host based wakeup. Cycles used or the number of clock cycles are exemplary, but also can use other cycles, which persons of ordinary skill in the art are evident....
This awakening process has the advantage of a new way to achieve it does not require time measuring devices. Whether it is an oscillator, capacitor discharge circuits, or other such known device, the client is no longer in need of such an external device to determine the start condition. When implementing controllers, counters, etc., when doing so saves money and the circuit area, thus saving board space client devices. Although the host, the client may not be as beneficial as for, but on the core circuit for ultra-high-density logic (VHDL) concerned, this technology should also be able to simplify the host. Using the data and strobe lines as the wakeup notification and measurement source when the power consumption is very low, it is because the core element waits for host based wakeup not require any external circuitry....
This awakening process has the advantage of a new way to achieve it does not require time measuring devices. Whether it is an oscillator, capacitor discharge circuits, or other such known device, the client is no longer in need of such an external device to determine the start condition. When implementing controllers, counters, etc., when doing so saves money and the circuit area, thus saving board space client devices. Although the host, the client may not be as beneficial as for, but on the core circuit for ultra-high-density logic (VHDL) concerned, this technology should also be able to simplify the host. Using the data and strobe lines as the wakeup notification and measurement source when the power consumption is very low, it is because the core element waits for host based wakeup not require any external circuitry....
FIG. 68A shows a typical case of no competition host initiated wake-up example of the processing steps, which for convenience of description, but also letters A, B, C, D, E, F and G to mark said event. The process begins at point A, where the host to the client device sends the packet to notify its close link the link will be transformed into low-power sleep state. In the next step, B point, the master flip (toggle) MDDI_Stb and continued turning about 64 cycles (depending on system design needs), in order to allow before stopping MDDI_Stb flip processed the client, the client device to stop a recovered clock. Host initially put MDDI_Data0 set to logic 0 level, then the CRC after 16 to 48 cycles in the range of (usually including output disable propagation delays) to disable MDDI_Data0 output. This may require the CRC after 48 cycles, and in the next stage (C) some time before, the client's MDDI_Data0 and MDDI_Stb high-speed receivers placed in a low power state. Close the link packet CRC MDDI_Stb after the first 48 cycles at any time after the rising edge, the client MDDI_Data0 and MDDI_Stb of its high-speed receiver in sleep. Suggested that, in the packet CRC link down after the first 64 MDDI_Stb cycles before the rising edge, the client MDDI_Data0 and MDDI_Stb of its high-speed receiver in sleep....
FIG. 68A shows a typical case of no competition host initiated wake-up example of the processing steps, which for convenience of description, but also letters A, B, C, D, E, F and G to mark said event. The process begins at point A, where the host to the client device sends the packet to notify its close link the link will be transformed into low-power sleep state. In the next step, B point, the master flip (toggle) MDDI_Stb and continued turning about 64 cycles (depending on system design needs), in order to allow before stopping MDDI_Stb flip processed the client, the client device to stop a recovered clock. Host initially put MDDI_Data0 set to logic 0 level, then the CRC after 16 to 48 cycles in the range of (usually including output disable propagation delays) to disable MDDI_Data0 output. This may require the CRC after 48 cycles, and in the next stage (C) some time before, the client's MDDI_Data0 and MDDI_Stb high-speed receivers placed in a low power state. Close the link packet CRC MDDI_Stb after the first 48 cycles at any time after the rising edge, the client MDDI_Data0 and MDDI_Stb of its high-speed receiver in sleep. Suggested that, in the packet CRC link down after the first 64 MDDI_Stb cycles before the rising edge, the client MDDI_Data0 and MDDI_Stb of its high-speed receiver in sleep....
After a certain period of time, said host by enabling MDDI_Data0 and MDDI_Stb driver output started at point D link restart sequence. The hosts put MDDI_Data0 driven to a logic 1 level, and the MDDI_Stb driven to a logic 0 level, and its duration with the driver fully enable their respective output that should be occupied by the same length of time. These output reaches the desired logic level after MMDI_Stb and the drive pulse on, the host typically waits around 200 nanoseconds. Thus, the client has time to prepare to receive.
After a certain period of time, said host by enabling MDDI_Data0 and MDDI_Stb driver output started at point D link restart sequence. The hosts put MDDI_Data0 driven to a logic 1 level, and the MDDI_Stb driven to a logic 0 level, and its duration with the driver fully enable their respective output that should be occupied by the same length of time. These output reaches the desired logic level after MMDI_Stb and the drive pulse on, the host typically waits around 200 nanoseconds. Thus, the client has time to prepare to receive....
Figure 68B illustrates the case where there is no competition typical Client-initiated Wake-up example of the processing steps, which for convenience of description, but also letters A, B, C, D, E, F, G, H and I to mark the above events. As mentioned above, the process starts at point A, where the host sends the client link close grouping, informing it that the link will be transformed into a low power state.
At point B, the host and the last flip flip MDDI_Stb 64 cycles (depending on system design needs), in order to allow complete stop before flipping MDDI_Stb client processes, this signal is used to stop the client device in a recovered clock. The MDDI_Data0 host initially set to logic 0 level, then the CRC after the 16-48 cycles (generally including output disable propagation delays) within the range of the output disable MDDI-Data0. The CRC after 48 cycles, and in the next stage (C) before a certain time, you need to put in the client MDDI_Stb MDDI_Data0 and high-speed receivers placed in a low power state.
By disabling MDDI_Data0 and MDDI_Stb host controller driver and put into a low power sleep state, the host at the point C, or step C into a low-power sleep state. But also according to the need to MDDI_Stb drive is set to a logic 0 level (using a high-impedance bias network) or set to continue during sleep flip. Said client machine is also at a low power level hibernation state.
After a certain period of time, the client and the receiver by enabling MDDI_Stb enabled in MDDI_Stb receiver of an offset start at point D link restart sequence, in order to ensure its MDDI_Stb drive is enabled in the host until the client in the received version of MDDI_Stb is a logic zero level state. If necessary, slightly ahead of the client may need to enable the receiver to enable the offset (offset), in order to ensure receiving a valid differential signals and prevent false signals. Clients to enable MDDI_Data0 drive, while the MDDI_Data0 line driven to a logic 1 level. If the start offset and the standard differential receiver MDDI_Data0 time of 200 nanoseconds, you can also enable MDDI_Data0 and MDDI_Stb.
About 1 millisecond, at the point E, the host can service requests from clients pulse, and the host by enabling the MDDI_Data0 and MDDI_Stb driver output to start the link restart sequence. The hosts put MDDI_Data0 driven to a logic 1 level, and to MDDI_Stb driven to a logic 0 level, and its duration and driver enable their respective output that should be occupied by the same length of time. These output reaches the desired logic level after MMDI_Stb and the drive pulse on, the host typically waits around 200 nanoseconds. Thus, the client will have time to prepare to receive.
When the host driver is enabled and MDDI_Data0 being driven to a logic 1 level, the host and the output pulse on MDDI_Stb last 150 MDDI_Stb cycle duration, as shown at point F. When the client identify MDDI_Stb the first pulse, it disables its MDDI_Stb receiver offset (offset). Client continues to drive MDDI_Data0 to a logic 1 level and the last 70 MDDI_Stb cycles, and disables its MDDI_Data0 at point G driver. Clients continue to MDDI_Data0 driven to a logic one level and sustained 80 additional MDDI_Stb pulse, and in point H will MDDI_Data0 driven to a logic zero level.
As shown at point G and H, the host of the MDDI_Data0 driven to a logic zero level and lasted 50 cycles, and the client is at a logic 0 level MDDI_Data0 up to 40 MDDI_Stb cycles, the client started looking for sub-frame header packet. In the MDDI_Stb drive up to 50 cycles, the host by sending sub-frame header packet begins on the forward link transmission of data, such as point I in Fig.
Illustrated in Figure 68C with competition from the client, the client is also typically want to wake up the link host initiated wake-up example of the processing steps. For convenience of description, but also letters A, B, C, D, E, F, G, H and I to mark said event. As mentioned above, the process starts at point A, where the host to the client device sends packets close the link, in order to inform the client of the link will be transformed into a low power state, and then to point B, at the point and B is inverted at the last flip MDDI_Stb about 64 cycles (or necessary depending on system design) to allow processing executed by the client to complete, and then to point C, at which said host computer by disabling the MDDI_Data0 and MDDI_Stb drivers and the host controller is placed in a low power sleep state to enter a low-power sleep state. After a certain period of time, said host by enabling MDDI_Data0 and MDDI_Stb driver output started at point D link restart sequence, and began flipping MDDI_Stb and it continued to flip 150 MDDI_Stb cycle duration, such as point E in Fig....
Illustrated in Figure 68C with competition from the client, the client is also typically want to wake up the link host initiated wake-up example of the processing steps. For convenience of description, but also letters A, B, C, D, E, F, G, H and I to mark said event. As mentioned above, the process starts at point A, where the host to the client device sends packets close the link, in order to inform the client of the link will be transformed into a low power state, and then to point B, at the point and B is inverted at the last flip MDDI_Stb about 64 cycles (or necessary depending on system design) to allow processing executed by the client to complete, and then to point C, at which said host computer by disabling the MDDI_Data0 and MDDI_Stb drivers and the host controller is placed in a low power sleep state to enter a low-power sleep state. After a certain period of time, said host by enabling MDDI_Data0 and MDDI_Stb driver output started at point D link restart sequence, and began flipping MDDI_Stb and it continued to flip 150 MDDI_Stb cycle duration, such as point E in Fig....
Host to MDDI_Data0 driven to a logic zero level and make it last 50 cycles, as shown in point H, and the client is at a logic 0 level MDDI_Data0 up to 40 years after MDDI_Stb cycles, the client started looking for sub-frame header grouping. Host by sending sub-frame header packet begins on the forward link transmission of data, such as point I in Fig.
VI. Interface Electrical Specifications
In an exemplary embodiment, the use of the data strobe signal or DATA-STB format for non-return to zero (NRZ) format data is encoded, so that the clock information will be embedded in the data and strobe signals. The clock can be phase-locked loop in the absence of complex cases to be restored. Bi-directional differential link data from the load, which is usually implemented using a wireline cable, of course, also be used with other wire as described above, the printed circuit or a transmission element. Strobe signal (STB) is driven only by the host hosted on unidirectional links. Whenever there back to back (back-to-back) status 0 or 1, ie, data cable or signal remains constant, strobe flip the value (0 or 1).
Figure 40 graphically shows how to use the DATA-STB (data - Strobe) encoding to transmit such bit "1110001011" data sequence instance. In Figure 40, DATA (DATA) signal 4002 signal timing diagram shown in the top line, and the STB (Strobe) signal is displayed on the second line 4004, according to the needs of the appropriate (common starting point) of each of the two standards. As time goes on, when the DATA line 4002 (signal) appears on the state of change, the STB line 4004 (signal) maintains the previous state, thus, DATA signal, the first '1 'state of the STB signal is first '0 'state is the initial value of its interrelated. However, if the DATA signal state level does not change, then the STB signal is inverted to the opposite state, that is, in the present example '1 'state, as provided in Figure 40 DATA another '1' as in the case. That is, each bit period between the DATA and STB and only one change. Therefore, when the DATA signal is maintained at '1 ', STB signal changes again, this time to '0', and the DATA signal level is changed to '0 ', STB to maintain this level. When the DATA signal remains at '1 ', STB signal flip to the opposite state, that in the current instance '1', as well as the DATA signal change or maintain the level or value, STB signal remains or changes, and so on....
Figure 40 graphically shows how to use the DATA-STB (data - Strobe) encoding to transmit such bit "1110001011" data sequence instance. In Figure 40, DATA (DATA) signal 4002 signal timing diagram shown in the top line, and the STB (Strobe) signal is displayed on the second line 4004, according to the needs of the appropriate (common starting point) of each of the two standards. As time goes on, when the DATA line 4002 (signal) appears on the state of change, the STB line 4004 (signal) maintains the previous state, thus, DATA signal, the first '1 'state of the STB signal is first '0 'state is the initial value of its interrelated. However, if the DATA signal state level does not change, then the STB signal is inverted to the opposite state, that is, in the present example '1 'state, as provided in Figure 40 DATA another '1' as in the case. That is, each bit period between the DATA and STB and only one change. Therefore, when the DATA signal is maintained at '1 ', STB signal changes again, this time to '0', and the DATA signal level is changed to '0 ', STB to maintain this level. When the DATA signal remains at '1 ', STB signal flip to the opposite state, that in the current instance '1', as well as the DATA signal change or maintain the level or value, STB signal remains or changes, and so on....
In Figure 41, the transmission section 4100 is used to generate the intermediate signal paths 4102 and transmitted via the original DATA and STB signals, the signal receiving section 4120 for receiving and recovering data. Shown in Figure 41, from the host to transfer data to the client, the DATA signal is input to two D-type flip-flop circuit elements 4104 and 4106, and the input clock signal to activate the said circuit. Then, using two differential line driver 4108 and 4110 (voltage mode) of the two flip-flop output (Q) were divided into MDDI_Data0 +, MDDI_Data0-and MDDI_Stb +, MDDI_Stb-signal differential pair. Three-input XNOR (XNOR) gate, circuit, or logic element 4112 is connected to receive the DATA and two flip-flop output, and provided for generating data input to the second flip-flop output, which is generated by the second flip-flop described MDDI_Stb +, MDDI_Stb-signal. For convenience, the XNOR gate drew an inverting bubble so that it effectively makes the strobe signal generated Q output of flip-flop inverted....
In Figure 41 the receiving portion 4120, the two differential line receivers 4122 and 4124 in each received MDDI_Data0 +, MDDI_Data0-and MDDI_Stb +, MDDI_Stb-signals, the differential line receiver from the difference signal generating single-ended output. Then, the amplifier output is input to a two-input exclusive OR (XOR) gate, circuit, or logic element 4126 each input of said logic element for generating a clock signal 4126. Said clock signal is used to trigger the two D-type flip-flop circuits 4128 and 4130 in each of said D-type flip-flop circuit is used by the delay element 4132 receives the delayed version of the DATA signal, one of said D-type flip-flop (4128) generates data '0 'values ​​and the other (4130) to generate data '1' values. The clock also has a separate output from the XOR logic. Since the clock information is assigned to the DATA and STB lines, so the signal transitions between states are slower than half the clock rate. Since the DATA and STB signals to reproduce XOR processing clock, directly over a single dedicated data line to send the clock signal compared to a case, the system actually allow the input data and the clock times between the amount of deviation....
MDDI data, MDDI_Stb + and MDDI_Stb-signal differential mode, in order to maximize the negative impact of noise on the exemption. Each differential pair signals are transmitted using the characteristic impedance of the cable or wire to parallel termination (parallelterminated)'s. Typically, all of the parallel termination resistors reside on the client device. This approximates forward traffic (from the host to send data to the client) differential receiver, but its cables or other conductors or transmission element drive ends for reverse operations (from the client sends data to the host) . For reverse traffic signal driven by the client, by the host at the high-impedance receivers reflections and terminating at the client. As described elsewhere, reverse data or data via the reverse link cable is greater than the reciprocal of the round trip delay of the data rate transmission or distribution. The MDDI_Stb + and MDDI_Stb-wire or the signal is only driven by the master....
Figure 42 shows the MDDI interface to the present invention as part of the transmitted signal can be used for driver, receiver, and termination resistors exemplary configuration element. This exemplary interface uses low-voltage detection, and here is 200mV, with less than 1 volt voltage swing and low power consumption. Each signal pair has a differential current driver output. When receiving MDDI packets, the MDDI_Data and MDDI_Stb the use of conventional differential receiver with a differential voltage threshold of zero volts. In sleep mode, the driver output is disabled and the parallel termination resistors on each signal voltage is pulled to zero volts. During sleep in MDDI_Data0 on a dedicated receiver has a positive offset input differential voltage 125mV threshold, the threshold so that the receiver will not sleep line drive signal for the logic zero level is not explained....
Figure 42 shows the MDDI interface to the present invention as part of the transmitted signal can be used for driver, receiver, and termination resistors exemplary configuration element. This exemplary interface uses low-voltage detection, and here is 200mV, with less than 1 volt voltage swing and low power consumption. Each signal pair has a differential current driver output. When receiving MDDI packets, the MDDI_Data and MDDI_Stb the use of conventional differential receiver with a differential voltage threshold of zero volts. In sleep mode, the driver output is disabled and the parallel termination resistors on each signal voltage is pulled to zero volts. During sleep in MDDI_Data0 on a dedicated receiver has a positive offset input differential voltage 125mV threshold, the threshold so that the receiver will not sleep line drive signal for the logic zero level is not explained....
Sometimes, the host or client while the differential pair driven to a logic one level or logic 0 level, in order to ensure that when the data flow direction is changed (from the host to the client or from the client to the host) in the logic of the differential pair level effectively. Output voltage range and output specifications should still be driven to meet the same logic level at the same time drive output. In some systems, you must also be a small current drive to the termination of the differential pair to a specific time during sleep and wakes from hibernation link created when small offset voltage. In these cases, enabled the offset current bias driven current level expressed as: IESD-and-Rx- Internal ESD diodes and differential receiver input, where IESD-and-Rx≤1μA;I Tx-Hi-Z- In the high-impedance state differential driver outputs, where ITx-Hi-Z≤1μA;I external-ESD- Through external ESD protection diode leakage, which usually Iexternal-ESD≤3μA。
Figure 47 shows the leakage current in each of. In all leaks are simultaneously, pull-up and pull-down circuitry must meet the above conditions, the worst case leakage minimum differential voltage. For no external ESD protection diode's internal model, the total leakage is ≤ 4μA, with external ESD protection for the external model, the total leakage is ≤ 10μA.
Table VIIa-VIId described for an exemplary embodiment, the differential line drivers and line receivers electrical parameters and characteristics. In the function, the input terminal of the drive logic level directly to the positive output terminal and the input terminal of the negative output terminal to the anti-legend. From input to output delay and driven differentially differential line a good match. In most implementations, the output voltage swing on the swing is less than the input, so that power consumption and electromagnetic radiation is minimized. In one embodiment, the minimum voltage swing of about 0.5V. However, other values ​​are also available, as is known to those skilled in it, and the inventors consider that in some embodiments, depending on design constraints can also be a smaller value....
Table VIIa-VIId described for an exemplary embodiment, the differential line drivers and line receivers electrical parameters and characteristics. In the function, the input terminal of the drive logic level directly to the positive output terminal and the input terminal of the negative output terminal to the anti-legend. From input to output delay and driven differentially differential line a good match. In most implementations, the output voltage swing on the swing is less than the input, so that power consumption and electromagnetic radiation is minimized. In one embodiment, the minimum voltage swing of about 0.5V. However, other values ​​are also available, as is known to those skilled in it, and the inventors consider that in some embodiments, depending on design constraints can also be a smaller value....Enter+)-(V Enter-) Is greater than 0, then the output is a logic 1. Another way to describe it is a very large (virtually infinite) gain, the output clamped at logic 0 and 1 voltage level of the differential amplifier.
The delay deviation between different pairs should be minimized in order to operate at the highest speed differential transmission system.
Table VIIa
Host Transmitter Electrical Specifications
Parameter Description Min Maximum Unit
  V output-range With respect to the allowed hosts host driver output voltage range   0.35  1.60   V
  I OD+ A level corresponding to the logical drive differential output high current (when the drive terminal transmission lines)   2.5  4.5   mA
  I OD- Corresponds to logic 0 level differential output drive low voltage (when the drive terminal transmission lines)   -4.5  -2.5   mA
  T Rise-Fall In differential mode, the drive output measured rise and fall times (between 20% and 80% amplitude between)   425 Note 1   psec
  T skew-pair The same differential pair deviation between the positive and negative output (internal deviation)  125   psec
  T Differential-skew A differential pair and the other differential pair delay between peak deviation See above   psec
  T A The intermediate intersection jitter, bit boundaries   0  T B-283   psec
  T B-TPO-DRVR Output level to the minimum jitter, bit boundaries   0 See above   psec
Note 1: The maximum lifting time is either in a differential pair sent an interval of 30%, either 100nsec, whichever is less.
Table VIIb
Clients transmitter electrical specifications
Parameter Description Min Maximum Unit
  V output-Range-Ext With respect to the allowed client client drive output voltage range (external mode)   0   1.25   V
  V output-Range-Int With respect to the allowed client client drive output voltage range (internal models)   0.35   1.60   V
  I OD+ Corresponding to logic 1 level differential output drive high voltage (when the drive host and client exist in the pull-up and pull-down circuit equivalent circuit)   2.5   4.5   mA
  I OD- Corresponds to logic 0 level differential output drive low voltage (when the drive host and client exist in the pull-up and pull-down circuit equivalent circuit)   -4.5   -2.5   mA
  T Rise-Fall In differential mode, the drive output measured rise and fall times (between 20% and 80% amplitude between)   425 Precautions 1   psec
  T skew-pair The same differential pair deviation between the positive and negative output (internal deviation)   125   psec
  T Differential-skew A differential pair and the other differential pair delay between peak deviation See the face   psec
  T A The intermediate intersection jitter, bit boundaries   0   T B-283   psec
  T B-TP4-DRVR Output level to the minimum jitter, bit boundaries  0 See the face   psec
Note 1: The maximum lifting time is either in a differential pair sent an interval of 30%, either 100nsec, whichever is less.
Table VIIc
Client Receiver Electrical Specifications
Parameter Description Minimum value Typical values Maximum Unit
  V IT+ Receiver differential input high threshold voltage. Is higher than the differential voltage, the input signal is interpreted as a logic one level   0   50   mV
  V IT- Receiver Differential Input Low Threshold Voltage. The differential voltage is lower than the input signal is interpreted as a logic 0 level   -50   0   mV
  V IT+ Receiver differential input high threshold voltage (offset for sleep wake) is higher than the differential voltage, the input signal is interpreted as a logic one level   125   175   mV
  V IT- Receiver Differential Input Low Threshold Voltage (offset for hibernation wake-up) is less than the differential voltage, the input signal is interpreted as a logic 0 level   75   125   mV
  V Input-Range Relative to the client to the allowed input voltage range of the receiver   0   1.65   V
  R term Parallel termination resistor value   98   100   102   Ω
  I in Drain current input   -10   10   μA
  C pad Pad to the client ground capacitance (Note 1)   5   pF
  C diff The difference between the two signals on the capacitance (Note 1)   1   pF
  T skew-pair-INT The same differential pair differential receiver between the positive and negative input differential receiver causes deviation (deviation from right). Internal models   250   psec
  T skew-pair-EXT The same differential pair differential receiver between the positive and negative input differential receiver causes deviation (deviation from right). Internal models...   50   psec
  T Differential-Skew The same differential pair differential receiver between the positive and negative input differential receiver causes deviation (deviation from right). Internal models... See the face
  T A See the face...   T B-38.5   psec
  T B-TP4-RCVR-INT See the face...   0 See the face   psec
  T B-TP4-RCVR-EXT To the minimum output level of the jitter, the bit boundary (external mode)   0 See the face   psec
Table VIId
Master receiver electrical specifications
Parameter Description Minimum value Typical values Maximum Unit
  V IT+ Receiver Differential Input High Threshold Voltage (no offset) is higher than the differential voltage, the input signal is interpreted as a logic one level   0   50   mV
  V IT- Receiver Differential Input Low Threshold Voltage (no offset) is less than the differential voltage, the input signal is interpreted   -50   0   mV
A logic 0 level
  V IT+ Receiver Differential Input High Threshold Voltage (hibernation wake offset) is higher than the differential voltage, the input signal is interpreted as a logic one level   125   175   mV
  V IT- Receiver Differential Input Low Threshold Voltage (hibernation wake offset) is less than the differential voltage, the input signal is interpreted as a logic 0 level   75   125   mV
  V Input-Range Permitted with respect to the host receiver input voltage range   0   1.65   V
  I in Input drain current (exclude Sleep bias)   -10   10   μA
  C pad Capacitance to ground pad to the host   5   pF
  C diff Differential pair capacitance between the two signals   1   pF
  T skew-pair The same differential pair of positive and negative differential receiver input asked deviation caused by differential receiver (internal deviation)   250   psec
  T skew-pair-EXT Internal deviation, external mode   50   psec
  T A The intermediate intersection jitter, bit boundaries   T B-38.5   psec
  T B-TPO-RCVR-INT Output level to the minimum jitter, bit boundary (external mode) See the face   psec
  T B-TPO-RCVR-EXT Output level to the minimum jitter, bit boundary (external mode) See the face   psec
In Figure 42, the host controller 4202 and a client or display controller 4204 transmits a packet via a communication link 4206. Host controller uses a series of three drives 4210,4212 and 4214 to receive the host to be transmitted DATA and STB signal, and receives the client data to be transmitted signal, while the client uses three drives 4230,4232 and 4234. Charge transfer drive host DATA (4212) using the enable signal input terminal to typically required only if sent from the host to the client when it is allowed to activate the communication link. Since the STB signal is transmitted as part of the data is formed, so for the drive (4212) in terms of additional enable signal is not used. The client DATA and STB receivers (4132,4230) of each of the drive inputs have respectively jumper (paceaccross) on which a terminal impedance or resistor 4218 and 4220. Client drive controller 4234 for preparing the host from the client to the data signal, wherein the input side, processes the data driver 4214....
In Figure 42, the host controller 4202 and a client or display controller 4204 transmits a packet via a communication link 4206. Host controller uses a series of three drives 4210,4212 and 4214 to receive the host to be transmitted DATA and STB signal, and receives the client data to be transmitted signal, while the client uses three drives 4230,4232 and 4234. Charge transfer drive host DATA (4212) using the enable signal input terminal to typically required only if sent from the host to the client when it is allowed to activate the communication link. Since the STB signal is transmitted as part of the data is formed, so for the drive (4212) in terms of additional enable signal is not used. The client DATA and STB receivers (4132,4230) of each of the drive inputs have respectively jumper (paceaccross) on which a terminal impedance or resistor 4218 and 4220. Client drive controller 4234 for preparing the host from the client to the data signal, wherein the input side, processes the data driver 4214....
Impedance of the driver and as a discrete component or as part of a circuit module is formed, or as application specific integrated circuits (ASIC) to form, which acts as a more cost ASIC encoder or decoder solution.
Impedance of the driver and as a discrete component or as part of a circuit module is formed, or as application specific integrated circuits (ASIC) to form, which acts as a more cost ASIC encoder or decoder solution....
Impedance of the driver and as a discrete component or as part of a circuit module is formed, or as application specific integrated circuits (ASIC) to form, which acts as a more cost ASIC encoder or decoder solution....
A. Overview
Figure 43a, 43b and 43c respectively showing the steps and the signal level used by the host or client to enter the sleep state (does not request, expected or required service), and for the client to obtain service from the host. In Figure 43a, 43b and 43c in the first part of the signal shown shows close links sent from the host group, and then use a high-impedance bias circuit drives the data line to a logic 0 state. Its drive has been disabled client or host does not transmit data. Since the link down MDDI_Stb is active during the packet, so you can see at the bottom of a series of signal lines MDDI_Stb strobe. When the host of the bias circuit and logic driven to zero, once the end of the packet, the logic level becomes 0. This condition represents the last signal transmitted from the host or from the host service ends, and which may occur at any time in the past, and this service is included prior to suspension and shown before the start of the service signal state. If desired, such a signal can be sent just to reset the communication link to the proper state without a host device has been carried out by the the 'known' First communication....
As shown in Figure 43a, and close grouping for the link above, as discussed in the low power sleep state, the link is down grouping fields of all zeros of the last one after the first 16 to 48 MDDI_Stb cycles or pulse start, MDDI_Data0 driver is disabled and into the high-impedance state. For Type 2, Type 3 or Type 4 Link, the MDDI_Data0 driver is disabled at the same time, MDDI_Data1 to MDDI_DataPwr7 signals are also placed in a high impedance state. In the definition of all-zero field has been described in the link down the MSB of the CRC field of the packet after 64 cycles (or, depending on system design had hoped), MDDI_Stb flip, allowing the client to complete processing and customer machine controller orderly shutdown. A cycle is a low to high transition, followed by a high-to-low transition, or a high-to-low transition, followed by a low to high transition. Send all zeros in the fields, in the host MDDI_Data0 and MDDI_Stb drive is disabled, the host enters a low-power sleep state. Period of time, enable the MDDI_Data0 and MDDI_Stb driver output line or, 43b and 43c as host begins the link restart sequence as shown in and start flip MDDI_Stb, as a host or client initiated wake-up part of the request....
As shown in Figure 43a, and close grouping for the link above, as discussed in the low power sleep state, the link is down grouping fields of all zeros of the last one after the first 16 to 48 MDDI_Stb cycles or pulse start, MDDI_Data0 driver is disabled and into the high-impedance state. For Type 2, Type 3 or Type 4 Link, the MDDI_Data0 driver is disabled at the same time, MDDI_Data1 to MDDI_DataPwr7 signals are also placed in a high impedance state. In the definition of all-zero field has been described in the link down the MSB of the CRC field of the packet after 64 cycles (or, depending on system design had hoped), MDDI_Stb flip, allowing the client to complete processing and customer machine controller orderly shutdown. A cycle is a low to high transition, followed by a high-to-low transition, or a high-to-low transition, followed by a low to high transition. Send all zeros in the fields, in the host MDDI_Data0 and MDDI_Stb drive is disabled, the host enters a low-power sleep state. Period of time, enable the MDDI_Data0 and MDDI_Stb driver output line or, 43b and 43c as host begins the link restart sequence as shown in and start flip MDDI_Stb, as a host or client initiated wake-up part of the request....stb-data-enb1, Start the service, or wake up from hibernation, during this time, the line is driven to a logic zero level until it is fully enabled and then enable it MDDI_Data0 drive so far. In MDDI_Data0 reaches a high or logic 1 level (after the elapsed time period tclient-startupOccurs), the host will MDDI_Stb remain at logic zero level. In the time period tclient-startupEnd, the master flip MDDI_Stb signal or line. In the time period trestart-high, The host drives MDDI_Data0 line is high, that is the logic 1 level, while the client does not drive MDDI_Data0, and then, in the period trestart-lowWithin the MDDI_Data0 line is driven low, that logic zero level. Thereafter, the first prior to the business and the sub-frame header packet to begin with, then, prior to transmission to the business group. At time trestart-towAnd subsequent sub-frame header packet period, MDDI_Stb signal is active.
As shown in Figure 43c, used for MDDI_Data0 and MDDI_Stb driver output signal is disabled in the case after a period of time, by the host to enable its MDDI_Stb driver before the time period tstb-data-enb1Enabled within MDDI_Stb receiver offset or output signal, the client issues a service request or wake up from sleep. The client then activate their MDDI_Data0 drive duration period thost-detectIn this period, the host begins MDDI_Stb before flipping, the line is driven to a logic zero level.
In the host detects the request, or may be after a certain amount of time, this time is indicated as "thost-detect"Since then, the host will MDDI_Stb remain at a logic zero level of time period tstb-startupTo make a response, then, the host time period trestart-highWithin MDDI_Data0 driven to a logic 1 or high, which began with a link startup sequence flip MDDI_Stb. When the client discovered MDDI_Stb a first pulse, it disables its MDDI_Stb receiver offsets. Client continues to drive MDDI_Data0 to a logic one level or time period tclient-detectUntil it detects the host driving the line so far. At this moment, the client is no longer maintained (de-assert) the request and disable its MDDI_Data0 drives, so the output from the client also entered 0 logic level, the host driver MDDI_Data0. As described above, the time period "trestart-high", The host continues to MDDI_Data0 driven to a logic '1 'level, then, the host of the MDDI_Data0 line driver to low and continue to" trestart-low"Time slot, then, the first forward traffic to sub-frame header packet starts at trestart-lowTime period and the subsequent period of the sub-frame header packet, the MDDI_Stb signal is in the active state.
Table VIII shows the above-mentioned period of time represents the length of time or the processing time period, and examples of the minimum and maximum data rate between, wherein:
t bit = 1 Link _ Data _ Rate , Link_Data_Rate where a single data bit rate.
Table VIII
Parameter Description Minimum value Typical values Maximum Unit
  1/t BIT-min-perf Minimum performance device link data rate    0.001    1.1     Mbps 
   1/t BIT-max-perf  External devices maximum link data rate range    0.001     400     Mbps 
   1/t BIT-max-perf  Internal device maximum link data rate range    0.001     550     Mbps 
Reverse link data rate   0.0005   50   Mbps
   t BIT  Reverse link data rate...    2.5     10 6     nsec 
   t BIT  Reverse link data rate...    1.8     10 6     nsec 
   t restart-high  Host Link restart high pulse period    140     150     160  Stb clock
   t restart-low  Host Link restart low pulse period    50     50     50  Stb clock
   t stb-data-enabl  MDDI_Stb fully enabled to MDDI_Data0 link restart sequence is enabled    0  Microseconds
    t client-startup  Host MDDI_Data0 reached after keeping MDDI_Stb logic high level at logic 0 time    200   Ns
   t host-detect  MDDI_Data0 flip from high to MDDI_Stb time    0     1000  Microseconds
   t client-detect  Client detects a logic high performance equipment MDDI_Data0 time    60     80  Client detects a logic high performance equipment MDDI_Data0 time...
  t stb-startup  Client detects a logic high performance equipment MDDI_Data0 time...    100  Ns
The skilled person will easily be understood, in Figure 41 and 42 illustrate the function of the respective components are well known, and the through Figure 43a, 43b and 43c in the timing diagram of Figure 42 in the component recognition function. Shown in the Figure 42 in series resistance of the termination resistors and sleep details omitted from Figure 41, this is because to describe how to perform the data - Strobe encoding and recover the clock based on it, the said information is unnecessary.
B. Data - Strobe Timing forward link
Table IX-1 is shown in a forward link from the host driver output terminal of the switching characteristics of the data transmitted. Table IX tabular form, some of the control signal transitions occur typical time gives the required minimum and maximum values. For example, from the data values ​​('0 'or '1' output) shift the start to the end (called ttdd-(host-output)The Data0 to Data0 change) The typical length of time is ttbit, While the minimum time is about ttbit-0.5 Ns, the maximum time is about ttbit0.5 nanoseconds. Illustrated in Figure 44 Data0, other data lines (DataX), and strobe lines (Stb) on the relative spacing between the transition, there is shown a Data0 to Strobe, Strobe to Strobe, Strobe to Data0, Data0 to non-Data0, non-Data0 to non-Data0, non-Data0 to strobe, and strobe to non-Data0 transition interval, respectively referred to as ttds-(host-output)、t tss-(host-output)、t tsd-(host-output)、t tddx-(host-output)、t tdxdx-(host-output)、t tdxs-(host-output)And ttsdx-(host-output)
Table IX-1
Parameter Description Min Typical values Maximum Unit
  t tdd-(host-output) Data0 to change Data0   t tbit-0.5   t tbit   t tbit+0.5 Ns
  t tds-(host-output) Ns...   t tbit-0.8   t tbit   t tbit+0.8 Ns...
  t tss-(host-output) Gated to wash through the transition   t tbit-0.5   t tbit   t tbit+0.5 Ns
  t tsd-(host-output) Strobe Data0 transition to   t tbit-0.8   t tbit   t tbit+0.8 Ns
  t tddx-(host-output) Data0 transition to a non-Data0   t tbit Ns
  t tdxdx-(host-output) Non Data0 transition to a non-Data0   t tbit-0.5   t tbit   t tbit+0.5 Ns
  t tdxs-(host-output) Gated shift to non-Data0   t tbit Ns
  t tsdx-(host-output) Ns...   t tbit Ns...
Table IX-2 is shown on the forward link for the transmission of the same signal received by the client input typical MDDI timing requirements. As discussed outside in addition to the time delay of the signal are the same, so no new drawings to illustrate the signal characteristics of each mark, or sense, as the skilled person will be understood that.
Table IX-2
Parameter Description Min Typical values Maximum Unit
  t tdd-(display-input) Data0 to change Data0   t tbit-1.0   t tbit   t tbit+1.0 Ns
  t tds-(display-input) Strobe Data0 to change   t tbit-1.5   t tbit   t tbit+1.5 Ns
  t tss-(display-input) Strobe Strobe to change   t tbit-1.0   t tbit   t tbit+1.0 Ns
  t tsd-(display-input) Strobe Data0 transition to   t tbit-1.5   t tbit   t tbit+1.5 Ns
  t tddx-(host-output) Data0 transition to a non-Data0   t tbit Ns
  t tdxdx-(host-output) Non Data0 transition to a non-Data0   t tbit Ns
  t tdxs-(host-output) Gated shift to non-Data0   t tbit Ns
  t tsdx-(host-output) Strobe Data0 transition to a non-   t tbit Ns
Figures 45 and 46 illustrate, respectively, when the host to disable or enable the primary drive as a response when there is a delay. In some packets sent by the host in the case, such as the reverse link encapsulation packet or the round trip delay measurement packet, the packet is transmitted in the desired host, the disabling of the line driver, for example, the desired grouping 45 exemplified in FIG. The parameters have been sent CRC, Strobe Alignment, and all zero packets. However, as shown in Fig.45, the state of the line does not have to instantly from '0 'to switch to the desired high value, although this is the use of some existing control or circuit elements can be realized, but is referred to through for the host driver disable delay period of time to respond. While this switch in fact be carried out immediately, so that the length of this time period is 0 nanoseconds (nsec), but it can also easily be extended for longer periods, that is, as the length of the maximum period required 10 ns This is the guard time one or steering a group conducted during the period....
Figures 45 and 46 illustrate, respectively, when the host to disable or enable the primary drive as a response when there is a delay. In some packets sent by the host in the case, such as the reverse link encapsulation packet or the round trip delay measurement packet, the packet is transmitted in the desired host, the disabling of the line driver, for example, the desired grouping 45 exemplified in FIG. The parameters have been sent CRC, Strobe Alignment, and all zero packets. However, as shown in Fig.45, the state of the line does not have to instantly from '0 'to switch to the desired high value, although this is the use of some existing control or circuit elements can be realized, but is referred to through for the host driver disable delay period of time to respond. While this switch in fact be carried out immediately, so that the length of this time period is 0 nanoseconds (nsec), but it can also easily be extended for longer periods, that is, as the length of the maximum period required 10 ns This is the guard time one or steering a group conducted during the period....
Client device drivers and signal transmission similar process occurs, where the client machine for the monitor. The following Table X shows the length of these periods, and their respective general guidelines for the relationship.
Table X
Description Min Maximum Unit
Host driver disable delay   0   10 Ns
Host driver enable delay   0   2.0 Ns
Display driver disable delay   0   10 Ns
Display driver enable delay   0   2.0 Ns
C. host and client output enable and disable times
Figure 48 shows the reverse link encapsulation packet with respect to the structure and the period of the host and client output enabled and disable time or the operation of the switching characteristics and relative timing relationships. Driver output functions or operations are labeled as: thost-enable, On behalf of the host output enable time; thost-disable, On behalf of the host output disable time; tclient-enable, On behalf of the client output enable time; tclient-disable, On behalf of the client output enable time; t...
, On behalf of the client output enable time; t...
Parameter Description Min Typical values Maximum Unit
  t host-enable Host Output Enable Time   0   24·t BIT Ns
  t host-disable Host Output disable time, turning a field length   0   24·t BIT Ns
  t client-enable Output Enable Time Client, turning a full-length fields   0   24·t BIT Ns
 t client-disable Two fields from the steering end of the last one measuring client output disable time  0   24·t BIT Ns
VIII. Link Control (link controller operation) is implemented
A. packet processor state machine
MDDI link via a packet transmitted or more typically at a rate of about 300Mbps, such as 400Mbps, is transmitted very quickly, of course, certainly when needed to support a lower rate. Can purchase to the current (economy) in terms of a general purpose microprocessor, etc. This type of bus or transfer link speed is too high or even impossible to control. Thus, for the realization of this type of signal transmission is the actual implementation of programmable state machine to parse the input packet stream is transferred or redirected to produce them should go to the appropriate audio - video subsystem packet. This equipment is well known and used normally dedicated to a limited number of operations, functions, or the state of the circuit in order to achieve the desired high speed or high-speed operation....
Can be universal controller, processor or processing elements used to more appropriately act on a lower speed requirements or manipulate some information such as control or status packets. Receive those packets (control, status, or other pre-defined packets), the state machine should allow them through the data buffer is transmitted to the processing element or the like general-purpose processors, which can operate on said packet in order to provide the desired result ( effect) while the audio and visual packets are transferred to their appropriate destination for action. If in the future, which can produce general-purpose microprocessor or other controller, processor or processing elements to achieve higher data rate processing capabilities, then the device can use this software control to realize the state as discussed below, or state machine, the said apparatus is usually stored in the storage element, such as a medium or process....
In some embodiments, the general purpose processor function can use the processing power, or excess cycles to achieve, or the excess of the processing cycle of the application from the computer microprocessor (CPU) or the controller, the processor, a digital signal processor (DSP), dedicated circuit or a wireless device in an ASIC been found, its implementation in a manner very similar to some of the image processor using a computer modem, or found in the CPU processing capability to perform certain functions, and reduce hardware complexity and cost. However, this cycle will use shared or processing speed, timing, or overall operation of such elements have a negative effect, so in many applications, dedicated circuits or elements is more suitable for this purpose processing....
In some embodiments, the general purpose processor function can use the processing power, or excess cycles to achieve, or the excess of the processing cycle of the application from the computer microprocessor (CPU) or the controller, the processor, a digital signal processor (DSP), dedicated circuit or a wireless device in an ASIC been found, its implementation in a manner very similar to some of the image processor using a computer modem, or found in the CPU processing capability to perform certain functions, and reduce hardware complexity and cost. However, this cycle will use shared or processing speed, timing, or overall operation of such elements have a negative effect, so in many applications, dedicated circuits or elements is more suitable for this purpose processing....
Or a condition such as start step 4902, the rendering device such as a display or client machine to preselect the "non-synchronous (no sync)" state, the search and the detected first sub-frame header packet to the unique word. It should be noted that this type of non-synchronized state represents an interface to select the minimum communication settings, or "backward (fall-back)" setting. When discovered during the search of the unique words, the client saved subframe length field. In addressing this first frame does not verify CRC bits, or until you get up before synchronization check. If this sub-frame length is zero, then sync state processing proceeds to state 4904 Thus, here labeled as "frame asynchronous (async frame)" state, which indicates that synchronization has not been achieved. In Figure 49, in this step of the process is marked as having cond3, or condition 3. Also, if the frame length is greater than zero, then the sync state processing proceeds to state 4906, wherein the interface state is set to "found one sync frame." In Figure 49, the process of this step is marked as having cond5, or condition 5. In addition, if the frame length of frames is greater than zero, the state machine that determines a frame header packet and good CRC, the processing proceeds to "find a sync frame" state. In Figure 49, the mark in order to comply cond6, or conditions 6....
Or a condition such as start step 4902, the rendering device such as a display or client machine to preselect the "non-synchronous (no sync)" state, the search and the detected first sub-frame header packet to the unique word. It should be noted that this type of non-synchronized state represents an interface to select the minimum communication settings, or "backward (fall-back)" setting. When discovered during the search of the unique words, the client saved subframe length field. In addressing this first frame does not verify CRC bits, or until you get up before synchronization check. If this sub-frame length is zero, then sync state processing proceeds to state 4904 Thus, here labeled as "frame asynchronous (async frame)" state, which indicates that synchronization has not been achieved. In Figure 49, in this step of the process is marked as having cond3, or condition 3. Also, if the frame length is greater than zero, then the sync state processing proceeds to state 4906, wherein the interface state is set to "found one sync frame." In Figure 49, the process of this step is marked as having cond5, or condition 5. In addition, if the frame length of frames is greater than zero, the state machine that determines a frame header packet and good CRC, the processing proceeds to "find a sync frame" state. In Figure 49, the mark in order to comply cond6, or conditions 6....
B. obtain time synchronization
The interface can be configured to determine the specific amount allowed before loss of synchronization of the "synchronous error", and returns to the "non-synchronization frame" state. In Figure 49, once the state machine has reached the "synchronization state" and no errors are found, then it successively encounters cond1 result, and remains in the "sync" state. However, once a cond2 detected result, then the process of the state changes to "a synchronization error (one-sync-error)" state 4910. At this moment, if another process detects cond1 results, then the state machine returns to the "Sync" state, otherwise it encounters another cond2 results, and moved to the "two synchronous error" state 4912. In addition, if cond1 occurs, then the state machine returns to the process "Synchronization" state. Otherwise, encounter another cond2, and the state machine returns to the "non-synchronous" state. Also be understood that, if the interface encounters "link close grouping", then this will make the link terminates data transmission and return to the "non-synchronous frame" state, just as nothing can synchronize like, in Figure 49 the state shown in the figure, will be referred to conform cond4....
The interface can be configured to determine the specific amount allowed before loss of synchronization of the "synchronous error", and returns to the "non-synchronization frame" state. In Figure 49, once the state machine has reached the "synchronization state" and no errors are found, then it successively encounters cond1 result, and remains in the "sync" state. However, once a cond2 detected result, then the process of the state changes to "a synchronization error (one-sync-error)" state 4910. At this moment, if another process detects cond1 results, then the state machine returns to the "Sync" state, otherwise it encounters another cond2 results, and moved to the "two synchronous error" state 4912. In addition, if cond1 occurs, then the state machine returns to the process "Synchronization" state. Otherwise, encounter another cond2, and the state machine returns to the "non-synchronous" state. Also be understood that, if the interface encounters "link close grouping", then this will make the link terminates data transmission and return to the "non-synchronous frame" state, just as nothing can synchronize like, in Figure 49 the state shown in the figure, will be referred to conform cond4....
Sub-frame header packet to the sub-frame length can be set to zero to indicate that the link is closed and the MDD interface settings configured in idle or sleep state, the host transmits only a sub-frame. In this case, the client is detected after the sub-frame header packet must immediately receive packets via a forward link, it is because the transition to the idle state before the link to send only one subframe. In normal or typical operations, the sub-frame length is non-zero, and the client only with the forward link packets, and said interface is shown in Figure 49 in the unified to "sync" state those states.
Sub-frame header packet to the sub-frame length can be set to zero to indicate that the link is closed and the MDD interface settings configured in idle or sleep state, the host transmits only a sub-frame. In this case, the client is detected after the sub-frame header packet must immediately receive packets via a forward link, it is because the transition to the idle state before the link to send only one subframe. In normal or typical operations, the sub-frame length is non-zero, and the client only with the forward link packets, and said interface is shown in Figure 49 in the unified to "sync" state those states....
To one or more embodiments, the recommended or understood, MDDI host should perform some additional steps to ensure that it stops forward link transmission and enter low power mode or fully closed before the MDDI reverse link link is stable.
Such a question may arise: If the host uses the round trip delay measurement values ​​are incorrect, which can cause back from the client receives all reverse data transmission stream fails, even if the forward link looks good. When a client is not synchronized with the forward link, or when, due to extreme temperature changes cause differential driver and receiver propagation delay produce correspondingly large changes may affect the round trip delay, if the host sends the packet round trip delay measurements on This phenomenon occurs. Intermittent cable or connector contact failure may also cause temporary loss of synchronization client synchronization is acquired again, in the meantime, it may not receive the round trip delay measurement packet. Subsequent reverse link packets can not be decoded correctly by the host....
Such a question may arise: If the host uses the round trip delay measurement values ​​are incorrect, which can cause back from the client receives all reverse data transmission stream fails, even if the forward link looks good. When a client is not synchronized with the forward link, or when, due to extreme temperature changes cause differential driver and receiver propagation delay produce correspondingly large changes may affect the round trip delay, if the host sends the packet round trip delay measurements on This phenomenon occurs. Intermittent cable or connector contact failure may also cause temporary loss of synchronization client synchronization is acquired again, in the meantime, it may not receive the round trip delay measurement packet. Subsequent reverse link packets can not be decoded correctly by the host....
Can be used to overcome these problems, a technique or embodiments: in the link into hibernation mode, the host ensure that the client and the forward link synchronization. If MDDI host can not do it or do not have such an opportunity, for example, when it did not work during power-up or due to the emergence cables, conductors or connectors apart, disconnected or broken connections caused by link interruption or failure, then, the host at the beginning of the round trip delay measurement process or reverse link encapsulation packet before sending should first try to make sure the client is synchronized.
The host can observe the client sends the client request and status packet CRC error count field in order to determine the integrity of the forward link. Host requests the packet from the client. However, if there is a major link failure or interruption, the request will likely not respond, because the client can not correctly decode the packet, or may simply not be able to receive it. Using reverse link encapsulation packet sent to client requests and status packet CRC error count on request as the first integrity check, equivalent to the first spin. In addition, the host can send a round trip delay measurement packet to confirm loss of synchronization on the assumption that the client is valid. If the client does not make a round trip delay measurement packet response, the host can draw conclusions client out of sync, then you can start to restore synchronization process....
Once the host derived host could lose synchronization with the forward link conclusion, it attempts to send the packet outside of filler before any grouping to wait until the next sub-frame header. The purpose of doing so, so that the client has enough time to detect or look for the sub-frame header packet contains a unique word. Thereafter, the host may assume that the client has reset itself, because it is not in the correct position found unique word. At this moment, the host at the sub-frame header packet followed by a round trip delay measurement packet. If the client is still on the round trip delay measurement packet to make the right response, the host can repeat the resynchronization process. The correct response, the client packet round trip delay measurements, the specified sequence back to the host. If you do not receive the sequence of packets received reverse link encapsulation reverse data will fail. The continued failure of this nature may indicate some of the other system errors, which must be resolved in other ways, so at this time is not a part of link synchronization....
Once the host derived host could lose synchronization with the forward link conclusion, it attempts to send the packet outside of filler before any grouping to wait until the next sub-frame header. The purpose of doing so, so that the client has enough time to detect or look for the sub-frame header packet contains a unique word. Thereafter, the host may assume that the client has reset itself, because it is not in the correct position found unique word. At this moment, the host at the sub-frame header packet followed by a round trip delay measurement packet. If the client is still on the round trip delay measurement packet to make the right response, the host can repeat the resynchronization process. The correct response, the client packet round trip delay measurements, the specified sequence back to the host. If you do not receive the sequence of packets received reverse link encapsulation reverse data will fail. The continued failure of this nature may indicate some of the other system errors, which must be resolved in other ways, so at this time is not a part of link synchronization....
In the MDDI link into hibernation, the host should perform the above link failure detection and link re-synchronization steps. This can usually be sure that the link is restarted later executed when the round trip delay measurement packet is successful. If the host is no reason to suspect a link failure, and the client reported on the reverse link encapsulated packet and zero forward link CRC errors respond correctly, then the host can assume that everything is working or functioning properly (for example, no chain Lu fault), and continues to power down / sleep process.
% E4% B8% BB% E6% 9C% BA% E5% 8F% AF% E4% BB% A5% E6% B5% 8B% E8% AF% 95% E5% 90% 8C% E6% AD% A5% E7 % 9A% 84% E5% 8F% A6% E4% B8% 80% E7% A7% 8D% E6% 96% B9% E5% BC% 8F% E6% 98% AF% EF% BC% 9A% E8% AE % A9% E4% B8% BB% E6% 9C% BA% E5% 8F% 91% E9% 80% 81% E5% BE% 80% E8% BF% 94% E8% A1% 8C% E7% A8% 8B % E5% BB% B6% E8% BF% 9F% E6% B5% 8B% E9% 87% 8F% E5% 88% 86% E7% BB% 84% EF% BC% 8C% E5% B9% B6% E7 % A1% AE% E8% AE% A4% E6% 9D% A5% E8% 87% AA% E5% AE% A2% E6% 88% B7% E6% 9C% BA% E7% 9A% 84% E6% AD % A3% E7% A1% AE% E5% 93% 8D% E5% BA% 94% E3% 80% 82% E5% A6% 82% E6% 9E% 9C% E4% B8% BB% E6% 9C% BA % E6% 94% B6% E5% 88% B0% E6% AD% A3% E7% A1% AE% E7% 9A% 84% E5% 93% 8D% E5% BA% 94% EF% BC% 8C% E5 % 88% 99% E5% 8F% AF% E4% BB% A5% E5% 90% 88% E7% 90% 86% E5% 9C% B0% E5% 81% 87% E5% AE% 9A% EF% BC % 8C% E5% AE% A2% E6% 88% B7% E6% 9C% BA% E6% AD% A3% E5% 9C% A8% E6% 88% 90% E5% 8A% 9F% E5% 9C% B0 % E8% A7% A3% E9% 87% 8A% E5% 89% 8D% E5% 90% 91% E9% 93% BE% E8% B7% AF% E5% 88% 86% E7% BB% 84% E3 % 80% 82
C. Initialization
As mentioned earlier, in the "Start", the host configuration for the forward link below the minimum required or needed to 1Mbps data rate, or the rate for this work, and for a given application is properly configured subframe length and media frame rate. That is, the positive and negative links are using Type 1 interface to start working. When the host determine the client monitor (or other type of client device) the ability or the required configuration, usually just temporary use of these parameters. Said host computer via a forward link transmission or a transmission sub-frame header packet, followed by a reverse link encapsulation packet, the packet is the request flag bit is '0 'is set to a value of one (1) in order to request the display or client ability grouping in client machine to respond. Once the monitor (or with) obtained on the forward link synchronization, channel it through a reverse link or send the client and the client requests ability grouping and status groupings....
As mentioned earlier, in the "Start", the host configuration for the forward link below the minimum required or needed to 1Mbps data rate, or the rate for this work, and for a given application is properly configured subframe length and media frame rate. That is, the positive and negative links are using Type 1 interface to start working. When the host determine the client monitor (or other type of client device) the ability or the required configuration, usually just temporary use of these parameters. Said host computer via a forward link transmission or a transmission sub-frame header packet, followed by a reverse link encapsulation packet, the packet is the request flag bit is '0 'is set to a value of one (1) in order to request the display or client ability grouping in client machine to respond. Once the monitor (or with) obtained on the forward link synchronization, channel it through a reverse link or send the client and the client requests ability grouping and status groupings....
In internal mode, the host can know in advance the client parameter without receiving client ability grouping. Link may be according to the host and client can work at any data rate restart. In many embodiments, the system designer may select a maximum data rate can be achieved to initiate a link, to speed up the data transfer, however, this is not essential, and in many cases do not need to use this method. For internal mode operation, the restart from hibernation in the link used during the strobe frequency is usually consistent with the expected rate.
D.CRC processing
For all packet types, packet processor state machine ensures CRC checker is appropriate or proper control. When detecting the comparison of CRC error produced when one or more, but also increase the CRC error counter, and in each sub-frame being processed at the beginning of the CRC counter reset.
E. Optional lose synchronization check
Although the above series of steps or states to produce higher data rates or throughput speed, but the Applicants have found that: the replacement can use other settings or changing conditions to effectively achieve even higher data throughput rates, or where the client Use these criteria to declare out of sync with the host. New embodiments of the invention have the same basic structure, but change state conditions have changed. In addition, in order to contribute to achieve the new counter for the sub frame synchronization check. Figure 63 shows with respect to the steps and conditions, which shows the method for establishing the operation of the state machine or a series of states and conditions. For clarity, shows only a "get synchronization state" and the "synchronization state" section. Further, since the state of the state machine to obtain substantially the same in itself, they use the same number. However, changing the states (and the state machine operation) the conditions changed somewhat, so in order to make clear both figures, all to be renumbered (1,2,3,4,5 and 6 with respect to 61-64 , and 65), in order to identify the differences. As discussed in this frame is not considered in the asynchronous state, so in this figure there is a state (4904) and the condition (6) is no longer used....
In Figure 63, the system or client (for display or presentation) from preselect the "non-synchronized" state in the state machine 4902 starts 5000, which is the same as Figure 49. 4902 from the non-synchronization condition changes state first state change is found in the synchronous mode, carried out under the conditions of 64. Assumed subframe header CRC is also passed on this subgroup (61 matches), packet processor state machine synchronization status can be changed to 4908. Synchronization error is the condition 62 will allow the state machine switches to state 4910, and when this condition occurs when the second switch to state 4912. However, it has been found that any of the CRC fails MDDI packets will allow the state machine out of sync in the state 4908, 4910 into a synchronization error state. Any MDDI packet CRC failure would lead to yet another move to two simultaneous failure status 4912. CRC value using the correct decoding packets will cause the state machine returns synchronization status 4908....
In Figure 63, the system or client (for display or presentation) from preselect the "non-synchronized" state in the state machine 4902 starts 5000, which is the same as Figure 49. 4902 from the non-synchronization condition changes state first state change is found in the synchronous mode, carried out under the conditions of 64. Assumed subframe header CRC is also passed on this subgroup (61 matches), packet processor state machine synchronization status can be changed to 4908. Synchronization error is the condition 62 will allow the state machine switches to state 4910, and when this condition occurs when the second switch to state 4912. However, it has been found that any of the CRC fails MDDI packets will allow the state machine out of sync in the state 4908, 4910 into a synchronization error state. Any MDDI packet CRC failure would lead to yet another move to two simultaneous failure status 4912. CRC value using the correct decoding packets will cause the state machine returns synchronization status 4908....
This new approach allows MDD interface interface links to more quickly identify the synchronization fails, thus also more quickly recover from it.
To make this system more robust, the client should also add or take advantage of the sub-frame counter. Thus, the unique word in the signal or there are expected to arrive, the client checks the presence of the unique word. If the only word at the right time is not present, then the client can more quickly identify the synchronization failure has occurred, which identify the synchronization failure faster than it has to wait a few (in this case three) months period of time, or fast packet more, and wherein said packet larger than the sub-frame length. If the unique word does not appear that it tests, in other words, the timing is incorrect, then the client immediately declare link loss of synchronization, and to a non-synchronized state. Check for the correct word appears only in the process adds to the state machine condition 65 (cond65), illustrate the unique word is not correct. If it is desired to receive the client packet to the sub-frame but do not match, then the client can immediately enter the asynchronous state 4902, saving wait a plurality of sync errors (condition 62) of the additional time, which is usually done by a plurality of error-sync state 4910 and 4912 while the encounter....
This change clients use additional counters or the core of the counting function to count the sub frame length. In one embodiment, the use of down counter function, if the counter expires, the interrupt is currently handling the transfer of any packet in order to check the sub-frame unique word. Alternatively, the counter can count up to the count to the maximum value is compared to the specific needs or, in this calibration value corresponds to the current packet time. This process is not protected client on the client is not received correctly decoding the packets particularly long length. If the sub-frame length counter interrupts are being decoded some of the other packet, then the packet should not cross a sub-frame boundaries, so you can determine has lost synchronization....
This change clients use additional counters or the core of the counting function to count the sub frame length. In one embodiment, the use of down counter function, if the counter expires, the interrupt is currently handling the transfer of any packet in order to check the sub-frame unique word. Alternatively, the counter can count up to the count to the maximum value is compared to the specific needs or, in this calibration value corresponds to the current packet time. This process is not protected client on the client is not received correctly decoding the packets particularly long length. If the sub-frame length counter interrupts are being decoded some of the other packet, then the packet should not cross a sub-frame boundaries, so you can determine has lost synchronization....
The state machine for each type of said received packet, it performs a specific process step or series of steps to implement operation of the interface. Usually listed in the following Table XII exemplary processing procedure to handle the forward link packets.
Table XII
Packet type Response packet processor state machine
Sub-frame header (SH) Good confirm grouping sub-frame length field to capture and send the packet to the general-purpose processor parameters.
Filler (F) Ignores the data.
Video stream (VS) Video Data Format Descriptor interpretation and other parameters, if necessary, packaged pixel data, if necessary, by converting the pixel color map, and the pixel data is written to the bit map in the appropriate position.
Audio stream (AS) Audio sampling clock generator to send audio sample rate settings, specify the size of the audio sample separation, if necessary, open the audio sample data, and the audio is routed to the appropriate sample audio sample FIFO
Color mapping (CM) Read color map size and offset parameters, and the color maps, color maps, data is written to memory or storage unit.
Reverse link encapsulation (REL) Easy to transmit at the appropriate time in accordance with the reverse grouping. Check the reverse link flags, you need to send the client when ability grouping. Wherever appropriate, also sends the client request and status packet.
Client capacity (CC) When the host requests, the encapsulated packet using the reverse link flags field reverse link to send this type of packet.
Keyboard (K) If there is type of equipment and the need to use the keyboard, put these sub-groups passed to communicate with the keyboard, type of equipment and general purpose processor and receive them from the general-purpose processor grouping.
Indication device (PD) If there Indicating device and want to use, put these sub-groups passed to communicate with the indication type of equipment and general purpose processor and receive them from the general-purpose processor grouping.
Link down (LS) Records fact link is shut down and informs a general purpose processor.
Client service requests and status (CSRS) Send the packet as a reverse link encapsulation packet in the first grouping.
Bit block transfer (BPT) Interpretation formats such as video data packets of the class descriptor parameter that determines which pixels to move first, and if necessary move the bitmap pixel.
Bitmap area fills (BAF) Explain grouping parameter, if necessary, by a color map to transform the pixels, and the pixel data is written to the bit map in the appropriate location,
Bitmap pattern fill (BPF) Explain grouping parameter, if necessary, open the packaged pixel data,
Packet type Response packet processor state machine
Necessary, through a color map to transform the pixels, and the pixel data is written to the appropriate location in the bitmap.
Communication link channel (CLC) This data is directly sent to the general-purpose processor.
During Sleep Client Service Request (CSR) Common processor controls low-level functions to send the request and detects the link restarting on its own competition.
Interface type switching request (ITHR) and interface type recognition (ITA) Interface type switching request (ITHR) and interface type recognition (ITA)...
Interface type switching request (ITHR) and interface type recognition (ITA)... Can act directly on this grouping or a grouping which pass sent through the general-purpose processor, as well as command mode conversion hardware to achieve.
Reducing the reverse link data rate X.
The inventors have observed that: for the host link controller Some parameters can be adjusted in a specific way or the configuration in order to achieve maximum or more optimized (scale) reverse link data rate, which is very much needed. For example, in a reverse link encapsulation packet for transmitting reverse data packets during field, MDDI_Stb signal inversion (toggle) and thus to half the forward link data rate of the data to generate a periodic clock. This occurs because if all zeros being sent MDDI_Data0 case, the host link controller generates a signal corresponding to the MDDI_Data0 MDDI_Stb signal. MDDI_Stb signal is sent from the host client, the client will it be used to generate a clock signal sent from the client to the reverse link data, reverse the data to be sent back to the host. Figure 50 shows a system using the MDDI forward and reverse paths in the signal transmission and processing delay amount typically encountered. In Figure 50, the Stb + / - generation, cable transmission to the client, the client receiver clock generation, signal clock, Data0 + / - generation, cable transfer to the host and the host receiver stages of processing the vicinity, respectively showing a series of delay values, namely: 1.5 ns, 8.0 ns, 2.5 ns, 2.0 ns, 1.0 ns, 1.5 ns, 8.0 ns and 2.5 ns....
The inventors have observed that: for the host link controller Some parameters can be adjusted in a specific way or the configuration in order to achieve maximum or more optimized (scale) reverse link data rate, which is very much needed. For example, in a reverse link encapsulation packet for transmitting reverse data packets during field, MDDI_Stb signal inversion (toggle) and thus to half the forward link data rate of the data to generate a periodic clock. This occurs because if all zeros being sent MDDI_Data0 case, the host link controller generates a signal corresponding to the MDDI_Data0 MDDI_Stb signal. MDDI_Stb signal is sent from the host client, the client will it be used to generate a clock signal sent from the client to the reverse link data, reverse the data to be sent back to the host. Figure 50 shows a system using the MDDI forward and reverse paths in the signal transmission and processing delay amount typically encountered. In Figure 50, the Stb + / - generation, cable transmission to the client, the client receiver clock generation, signal clock, Data0 + / - generation, cable transfer to the host and the host receiver stages of processing the vicinity, respectively showing a series of delay values, namely: 1.5 ns, 8.0 ns, 2.5 ns, 2.0 ns, 1.0 ns, 1.5 ns, 8.0 ns and 2.5 ns....
It should be noted that the signal delay through said interface with the actual length of each specific host - the client system or hardware used vary. Although not strictly necessary, but by using the round trip delay measurement packet to measure the actual delay in the system, whereby the reverse rate divisor is set to an optimal value, for each system can usually perform better. Host can support relatively simple but a low speed operation of the basic data sampling, or may be more complex but supports higher reverse data rates to support advanced data sampling. Similarly, supports both methods considered a client capabilities.
It should be noted that the signal delay through said interface with the actual length of each specific host - the client system or hardware used vary. Although not strictly necessary, but by using the round trip delay measurement packet to measure the actual delay in the system, whereby the reverse rate divisor is set to an optimal value, for each system can usually perform better. Host can support relatively simple but a low speed operation of the basic data sampling, or may be more complex but supports higher reverse data rates to support advanced data sampling. Similarly, supports both methods considered a client capabilities....
Includes determining the round trip delay measurements, the detection field of the measurement cycle start and the host receives from the client, 0xff, 0xff, 0x00 response sequence occurs between the start of this time period, the forward link data clock interval number, or its counted. It should be noted that it is possible to increase the measurement count is about a small portion of the previous forward link clock cycle, receiving a response from the client. If this value is used to calculate the unmodified reverse rate divisor, then it will lead to unreliable data because the sampling and on the reverse link bit error is generated. Figure 51 illustrated in an example of this situation, which is shown by graphically representing the host at the MDDI_Data, at the host MDDI_Stb, within the host, and the forward link data clock signal of the delay counter. In Figure 51, the delay count is about 6 to 7 from the previous part of the forward link clock cycles response sequence received from the client. If the delay is assumed to be 6, then the host will just shift after shift, or may reign among the right reverse data sampling. Doing so will cause the host at the sampling errors. For this reason, the measured delay is used to calculate the Reverse Rate Divisor before, should normally be increased by 1....
Includes determining the round trip delay measurements, the detection field of the measurement cycle start and the host receives from the client, 0xff, 0xff, 0x00 response sequence occurs between the start of this time period, the forward link data clock interval number, or its counted. It should be noted that it is possible to increase the measurement count is about a small portion of the previous forward link clock cycle, receiving a response from the client. If this value is used to calculate the unmodified reverse rate divisor, then it will lead to unreliable data because the sampling and on the reverse link bit error is generated. Figure 51 illustrated in an example of this situation, which is shown by graphically representing the host at the MDDI_Data, at the host MDDI_Stb, within the host, and the forward link data clock signal of the delay counter. In Figure 51, the delay count is about 6 to 7 from the previous part of the forward link clock cycles response sequence received from the client. If the delay is assumed to be 6, then the host will just shift after shift, or may reign among the right reverse data sampling. Doing so will cause the host at the sampling errors. For this reason, the measured delay is used to calculate the Reverse Rate Divisor before, should normally be increased by 1....
For a given instance, it becomes:
If for instance the round trip delay of the measurement result is seven rather than six, the reverse rate divisor is equal to 4.
Said reverse link data from the master clock rising edge of the reverse link time sampled. Host and client (display) are present in the counter or similar known circuit or device used to generate the reverse link clock. The counter is initialized so that the first reverse link clock rising edge on the reverse link encapsulation packet reverse link packet at the beginning of the first field. Illustrated in FIG 52A used in the following examples given situation. MDDI_Stb signal at the counter increases by 1 every edge, and count the number increases until the reverse link encapsulation packet reverse rate divisor parameter setting the count returns (wrap around) to zero. As MDDI_Stb forward link signal is inverted at half speed, so reverse link rate is half the rate of the forward link by dividing the reverse rate divisor. For example, if the forward link rate is 200Mbps, and the reverse rate divisor is 4, then the reverse link data rate can be expressed as:...
1 2 · 200 Mbps 4 = 25 Mbps
Said reverse link data from the master clock rising edge of the reverse link time sampled. Host and client (display) are present in the counter or similar known circuit or device used to generate the reverse link clock. The counter is initialized so that the first reverse link clock rising edge on the reverse link encapsulation packet reverse link packet at the beginning of the first field. Illustrated in FIG 52A used in the following examples given situation. MDDI_Stb signal at the counter increases by 1 every edge, and count the number increases until the reverse link encapsulation packet reverse rate divisor parameter setting the count returns (wrap around) to zero. As MDDI_Stb forward link signal is inverted at half speed, so reverse link rate is half the rate of the forward link by dividing the reverse rate divisor. For example, if the forward link rate is 200Mbps, and the reverse rate divisor is 4, then the reverse link data rate can be expressed as:...
Packet length = 1024 (0x0400) turned a length = 1
Packet Type = 65 (0x41) Steering 2 length = 1
Reverse link flag = 0 Reverse Rate Divisor = 2
Parameter CRC = 0xdb43 all zeroes is 0x00
Packet length and parameter data packets between CRC field is:
0x00,0x04,0x41,0x00,0x02,0x01,0x01,0x43,0xdb,0x00,……
From the client to return the first reverse link packet is a packet length and packet type 70 7 client requests and status groupings. The packet from byte value 0x07, 0x00, 0x46, ...... and so begins. However, Figure 52 can be seen only the first byte (0x07). In the figure, the first time the mobile reverse-link packets of a reverse link clock cycles in order to illustrate the actual reverse link delay. The host to the client round trip delay is zero ideal waveform is displayed as dotted trajectory.
Transfer parameter byte CRC field of MS, CRC is preceded by a packet type, then the field is all zeros. When the data from the host changes level, the strobe from the host to switch from one to zero and back to one so as to form a wider pulse. When the data becomes zero, the strobe switches at a higher rate, only the change in data on the line near the end of the alignment field generation change. For the rest of the figure, since the data signal with a fixed level 0 or 1, and continuing certain time period, the strobe signal at said higher rate switching, and this change falls pulse pattern (edge) on.
Host reverse link clock is zero until the end of turn one cycle, then the clock began to support the reverse link packet. Arrow in the lower part of the figure indicates that the data sampling time, as is apparent from the remainder of the disclosure as will be apparent. Shown in the drawing fields are transmitted first byte of the packet (here 11000000) began to appear after the steering 1, and the line level because the host driver is disabled and stable. The dotted line in the data signal can be seen in the first transfer (passage) of the delay, and, as seen three bits.
As can be seen in Figure 53 based on the forward link data rate of the reverse rate divisor typical values. The actual Reverse Rate Divisor is the round trip link as determined by the measurement results in order to ensure proper reverse link operation. The first region 5302 corresponds to the safe operating region, a second region 5304 corresponds to the area of ​​marginal performance, while a third region 5306 that big can not work correctly set.
In the forward or the reverse link of the interface type settings using any of the settings in the work, the round trip delay measurement and Reverse Rate Divisor setting are the same, because they are not based on the actual transmission clock period or and the number of bits to represent the received operation.
Typically, the maximum possible reverse rate divisor is the ability to interface with the Type I measurement packet round trip measurement window to half the number of bits transmitted, or, for this example:
May also be used an advanced reverse data sampling method as a reverse position so that the round trip delay time is less than the selection. For this technique, the host only the round trip delay measurement, but it can determine the response from the client with a zero delay with respect to a client and link the "ideal" bit boundary phase. That the phase of the client device response, the host can determine a reverse data from the client safer sampled time. Round trip delay measurement data to the client indicating the first phase reverse reverse packet fields for the starting position.
Figure 52B is a schematic diagram of advanced reverse data sampling is given an embodiment. FIG round trip delay will have zero ideal reverse data signal waveform shown as a dotted line. 3.5 and 4 MDDI Stb cycles between the actual round trip delay can be observed as a solid line waveform and a delay difference between the ideal waveform. This is a round trip delay measurement packet delay of the same measure, is equal to seven times the forward link bit round trip delay measurement values. In this embodiment, reverse data bits are 2 MDDI_Stb Pulse length, that is, four forward link bit time, equal to a reverse rate divisor equal to 2. For advanced reverse data sampling, using a preselected reverse rate divisor 2, unlike other places that calculation it is very convenient. It looks for advanced reverse data sampling is substantially the best choice, since the use of the above-described conventional measurement can easily determine the ideal sampling point....
Ideal reverse data sampling point can easily be as follows calculated: the total round trip delay of the prompt signal is divided by each reverse bit number of forward link clocks per reverse bit, or round trip delay before to link clock mode. Then, subtract 1 or 2, getting away from a security point data conversion. In this example, 7 mod 4 = 3, so ,3-1 = 2, or 3-2 = 1. Safe sampling point is 1 or 2 forward link bit times, the round trip delay from zero of the "ideal" bit boundary edge at the start. The figure shows the sampling point in the boundary from the ideal position of the two forward link bit times, such as in the timing diagram of a series of vertical arrows at the bottom. The first sampling point is the round trip delay measurement ideal bit boundary after the first sample with the offset security. In this case, the round trip delay measurement is 7, so the next ideal bit boundary in the first eight bit times, then the sample point safety plus 1 or 2, therefore, the first field of the data packet should be after the start of reverse 9 or 10 forward link bit time is sampled....
Ideal reverse data sampling point can easily be as follows calculated: the total round trip delay of the prompt signal is divided by each reverse bit number of forward link clocks per reverse bit, or round trip delay before to link clock mode. Then, subtract 1 or 2, getting away from a security point data conversion. In this example, 7 mod 4 = 3, so ,3-1 = 2, or 3-2 = 1. Safe sampling point is 1 or 2 forward link bit times, the round trip delay from zero of the "ideal" bit boundary edge at the start. The figure shows the sampling point in the boundary from the ideal position of the two forward link bit times, such as in the timing diagram of a series of vertical arrows at the bottom. The first sampling point is the round trip delay measurement ideal bit boundary after the first sample with the offset security. In this case, the round trip delay measurement is 7, so the next ideal bit boundary in the first eight bit times, then the sample point safety plus 1 or 2, therefore, the first field of the data packet should be after the start of reverse 9 or 10 forward link bit time is sampled....
Reverse link encapsulation packet steering a field so that the host drive to disable and enable client drive time simultaneously. Round trip delay measurement packet guard time a field is the host and client functions overlap, so the client driver can drive in the host interface enabled before disabling. Reverse link encapsulation packet steering makes the previous two field data in the field before the opening of the host drive can be sent from the client completely. Protection time two field provides a time value or cycle to allow the client and host driver logic zero level can be driven simultaneously. Guard Time 1 and Guard Time 2 fields are often not adjusted to a preset length or the length value to fill preselected. According to the hardware interface is being used, can be used to obtain these values ​​empirical data and adjusted in some cases in order to improve their operation....
Reverse link encapsulation packet steering a field so that the host drive to disable and enable client drive time simultaneously. Round trip delay measurement packet guard time a field is the host and client functions overlap, so the client driver can drive in the host interface enabled before disabling. Reverse link encapsulation packet steering makes the previous two field data in the field before the opening of the host drive can be sent from the client completely. Protection time two field provides a time value or cycle to allow the client and host driver logic zero level can be driven simultaneously. Guard Time 1 and Guard Time 2 fields are often not adjusted to a preset length or the length value to fill preselected. According to the hardware interface is being used, can be used to obtain these values ​​empirical data and adjusted in some cases in order to improve their operation....
Several factors contribute to determining the length of 1 turn, these factors are the forward link data rate, the host drives MDDI_Data maximum disable time and client driver enable time (typically the same as the host disable time). Select the length of the field is turned to a 24 · tBIT. (Table XI) turned to a field number of bytes in length forward link with interface type factor (InterfaceTypeFactor) determined and calculated using the following relationship:
Figure A20058001475401371
Wherein the interface Type Factor is 1 for Type 1, 2 for Type 2, 4 for Type 3, the Type 4 to 8.
Turning two
Turning two...BITTurning two...
For example, the round trip delay of 10 clock forward link type three forward link usually follows the order of the steering 2 Delay:
XII. Optional reverse link timing
Although the use of the above-described timing and guard band (guard band) can realize a high data transfer rate interface, the present inventors have discovered a technique by changing the reverse timing discovery (reverse timing discovery) to provide a shorter round trip reverse bit length of time.
As described above, the reverse link timing means is so configured previously, i.e., the packet from the reverse sequence of the last bit of Guard Time 1 starts counting the number of clock cycles until the first rising edge of the clock IO sample A so far. This is used to give MDD interface input and output timing clock signal. Thus, the reverse rate divisor is calculated by the following equation:
Figure A20058001475401383
Doing so provides a round trip delay equal to the bit width, it is possible to obtain a very reliable reverse link. However, the reverse link has been described can run faster, or operation at higher data transfer rate, which is the inventor wants to use. The present invention is the use of new technology allows additional capabilities interface to achieve higher speeds.
This is accomplished by having the host counts the number of clock cycles until the right one a complete sampling to achieve, but in the reverse sequence packet, the host on both the rising and falling edges of the data line is sampled. Doing so allows the host to select the reverse position within the most useful and even optimal sampling point to ensure that the position is stable. That is, find the most useful or the best on the rising edge of the reverse reverse traffic data on the encapsulated packet is sampled. Optimal sampling point depends on the reverse link divisor and is rising or falling edge detection to the first one. New timing method allows the host only looking at the timing of the reverse link sent by the client within the 0xFF0xFF 0x00 model of the first edge in the reverse order to determine where in the encapsulated packet sampling....
64 described in FIG arriving reverse bit and how that bit will find a variety of examples of reverse rate divisor, and the guard time from the last bit of 1 starting number of clock cycles has occurred. As can be seen in Figure 64, if the first edge occurs on the rising and falling edge (labeled as rise / fall) between, then the reverse rate divisor is 1, the optimum sampling point, that is, the optimal sampling point is marked the 'b' edge clock cycles, since it is reverse bit period occurs only on the rising edge. For the reverse rate divisor is 2, because the cycle along the 'c' than 'b' closer to the edge position, the optimal sampling point clock cycle edge may still be 'b'. For the reverse rate divisor of 4 cases, the optimal sampling point may be the clock cycle along the 'd', because it is closer to its value may have stabilized the trailing edge of a reverse position....
64 described in FIG arriving reverse bit and how that bit will find a variety of examples of reverse rate divisor, and the guard time from the last bit of 1 starting number of clock cycles has occurred. As can be seen in Figure 64, if the first edge occurs on the rising and falling edge (labeled as rise / fall) between, then the reverse rate divisor is 1, the optimum sampling point, that is, the optimal sampling point is marked the 'b' edge clock cycles, since it is reverse bit period occurs only on the rising edge. For the reverse rate divisor is 2, because the cycle along the 'c' than 'b' closer to the edge position, the optimal sampling point clock cycle edge may still be 'b'. For the reverse rate divisor of 4 cases, the optimal sampling point may be the clock cycle along the 'd', because it is closer to its value may have stabilized the trailing edge of a reverse position....
As can be seen, because the optimal sampling point should be closest to the middle of the rising edge, so as the reverse rate divisor growing, optimal sampling point becomes easier to identify or select.
Host using this technique can be found on the data line observed the rising timing of the packet data prior to the rising edge of the clock edge number. Therefore, based on the edge is seen in the rising and falling edge or falling and rising edges between, and between the reverse rate divisor is, how many additional clock cycles to be added to the counter, you can make a decision to obtain reasonable always make sure the bit sampling as close as possible central.
Once the host has selected or determined the number of clock cycles, it can use the client to "Survey (explore)" various reverse rate divisor, in order to determine whether a particular reverse rate divisor can be used. Said host (and client) can start Divisor 1, and received from the client verification reverse status packet CRC, in order to determine whether the rate of the reverse transfer data correctly. If the CRC is destroyed, then it is possible sampling errors exist, the host can increase the reverse rate divisor and try to request status packet again. If the second requested packet is damaged, then the divisor can be increased again, and again requests. If this packet is decoded correctly, then this reverse rate divisor can be used for all future reverse packets....
Once the host has selected or determined the number of clock cycles, it can use the client to "Survey (explore)" various reverse rate divisor, in order to determine whether a particular reverse rate divisor can be used. Said host (and client) can start Divisor 1, and received from the client verification reverse status packet CRC, in order to determine whether the rate of the reverse transfer data correctly. If the CRC is destroyed, then it is possible sampling errors exist, the host can increase the reverse rate divisor and try to request status packet again. If the second requested packet is damaged, then the divisor can be increased again, and again requests. If this packet is decoded correctly, then this reverse rate divisor can be used for all future reverse packets....
This implementation seems most suitable for the type 1 reverse data, but for Type 2 to Type 4 reverse data may represent a problem, which is due to the deviation between the data line may be too large, so that the can not be optimized for only one pair of data rate operation of the link. However, even with Type 2 through Type 4 for operation, the data rate may not be reduced to the previous method. If the method is repeated for each data line in order to select the ideal or optimal clock sampling locations, then this method may also play a role best. If, for each data pair, they are at the same sampling time, then this method is able to continue working. If they are in a different sampling period, it can be used in two different ways. The first is for each data point to select the desired or more optimized sample location for each data even in terms of the location and the type of the sample. Thus, from the host to the data on all the bits of the collection after the reconstruction of sampled data stream: Type 2 is two, Type 3 and Type 4 is four is eight. The host, the other option is to increase the reverse rate divisor, so that each data bit data can be sampled on the same clock edge....
This implementation seems most suitable for the type 1 reverse data, but for Type 2 to Type 4 reverse data may represent a problem, which is due to the deviation between the data line may be too large, so that the can not be optimized for only one pair of data rate operation of the link. However, even with Type 2 through Type 4 for operation, the data rate may not be reduced to the previous method. If the method is repeated for each data line in order to select the ideal or optimal clock sampling locations, then this method may also play a role best. If, for each data pair, they are at the same sampling time, then this method is able to continue working. If they are in a different sampling period, it can be used in two different ways. The first is for each data point to select the desired or more optimized sample location for each data even in terms of the location and the type of the sample. Thus, from the host to the data on all the bits of the collection after the reconstruction of sampled data stream: Type 2 is two, Type 3 and Type 4 is four is eight. The host, the other option is to increase the reverse rate divisor, so that each data bit data can be sampled on the same clock edge....
The forward link between the MDDI_Data pairs and MDDI_Stb delay deviation limit the maximum possible data rate, unless a delay offset compensation. Generation timing differences resulting from the delay deviation outlined below controller logic, line drivers and receivers as well as cable and connectors.
A. The sequence of the link deviation limit (MDDI Type 1)
1 Type 1 link delay and deviation from the examples
Shown in Figure 57 is similar to Figure 41, Type 1 interface link to support a typical interface circuit. In Figure 57, the MDDI Type 1 forward link of a plurality of processing or interface level of each showing a propagation delay value and the deviation from the exemplary or typical values. MDDI_Stb and MDDI_Data0 delay between the deviation causes the output clock duty (duty-cycle) distorted. 5728,5732 receiver using a trigger flip-flop (RXFF) stage of the D input of the data change slightly after the clock edge, so that the data can be reliably sampled. The figure shows two cascaded delay lines 5732a and 5732b, their use generates the timing relationships to solve two different problems. In actual implementations, they may be combined into a single delay element.
Figure 58 shows for example via the interface type of the signal processing of data on the link 1, Stb, and Clock Recovery Timing.
The total delay is usually obvious deviations occur or deviate from the sum of the following stages: a trigger 5704,5706 transmitter trigger (TXFF); having drive 5708,5710 transmitter drives (TXDRVR); cable (CABLE) 5702; 5722,5724 has a receiver receiver line receiver (RXRCVR) and a receiver XOR logic (RXXOR). Delay 1 5732a RXXOR should match or exceed 5736 levels XOR gate delay can be determined by the following relationship this delay:
          t PD-min (delay 1)≥t PD-max(XOR)
Best to meet this requirement, so that the receiver the D input of flip-flop 5728,5732 not previously changed its clock input. If RXFF hold time is zero, then it is effective.
Delay 2 (Delay2) the purpose or function is compensated according to the following relationships hold time RXFF flip-flop:
               t PD-min (delay -2)=t H(RXFF)
In many systems, this value will be zero because the hold time is zero, in this case, of course, the maximum delay Delay 2 is also zero.
Receiver XOR stage deviations worst case is the data - late / Strobe - Early this situation, which is at a maximum delay of one, while the clock output from the XOR gate as early as possible in accordance with the following relationship arrival:
t Off-max (RXXOR)=t PD-max(Delay1)-t PD-min(XOR)
In this case, the data in two bit period change between n and n +1, and the changing timing is very close to the bit n +1 into the receiver of the clock time of the trigger.
MDDI Type 1 link maximum data rate (minimum bit period) is the MDDI link through all drives, cables, and receivers and the maximum offset plus encounters set to level the totals RXFF function. Link RXRCVR stage output until the total delay deviation can be expressed as:
t Deviation-max (LINK)=t Off-max (TXFF)+t Off-max (TXDRVR)+t Deviation-max (cable)+t Off-max (RXRCVR)
The "Cable" represent multiple conductors or lines and the corresponding interconnection or delays, and the minimum bit period is given by the following formula:
t Bit-min=t Deviation-max (Link)+2·t B-TP4+t Asymmetry+t Off-max (RXXOR)+t jitter-host+t PD-max(Delay2)+t SU(RXFF)
In the example shown in Figure 57, the external mode, tDeviation-max (Link)= 1000psec, and the minimum bit period can be expressed as:
t Bit-minBit-min...Bit-min...= 500psec, and the minimum bit period can be expressed as:
t Bit-min= 500 +2 · 125 +625 +125 +200 +0 +100 = 1800psec or approximated as 555Mbps.
B.MDDI Type 2, Type 3, and Type 4 Link Timing Analysis
In Figure 59 shows a view similar to Figure 41 and 57 shown in the typical interface circuit to support the type 2, 3 and 4 of the interface link. In TXFF (5904), TXDRVR (5908), RXRCVCR (5922) and RXFF (5932,5928,5930) level in the use of additional components in order to support additional signal processing. In Figure 59, the MDDI Type 2 forward link of a plurality of processing or interface level of each showing a propagation delay value and the deviation from the exemplary or typical values. In addition to affecting the output clock duty cycle (duty-cycle) the delay between MDDI_Stb and MDDI_Data0 than the deviation in both the data signal and other signals between MDDI deviate. Composed of flip- flops 5928 and 5930 by the receiver flip-flop B (RXFFB) stage of the D input of the data change slightly after the clock edge, the data can be reliably sampled. If MDDI_Data1 MDDI_Data0 than MDDI_Stb or arrive early, then MDDI_Data1 should be delayed for at least to delay the deviation to right MDDI_Data1 sampled. To achieve these, the use of delayed 3 (Delay3) delay line to delay data. If MDDI_Data1 than MDDI_Stb and MDDI_Data0 late, and it can also be delayed by the delay 3, then MDDI_Data1 change at the point to be moved closer to the next clock edge. This process determines the MDDI Type 2, Type 3 or Type 4 Link data rate limit. Figure 60A, 60B and 60C are shown in two data signals and MDDI_Stb with respect to each other or the deviation between the timing of some examples of the different possibilities....
In Figure 59 shows a view similar to Figure 41 and 57 shown in the typical interface circuit to support the type 2, 3 and 4 of the interface link. In TXFF (5904), TXDRVR (5908), RXRCVCR (5922) and RXFF (5932,5928,5930) level in the use of additional components in order to support additional signal processing. In Figure 59, the MDDI Type 2 forward link of a plurality of processing or interface level of each showing a propagation delay value and the deviation from the exemplary or typical values. In addition to affecting the output clock duty cycle (duty-cycle) the delay between MDDI_Stb and MDDI_Data0 than the deviation in both the data signal and other signals between MDDI deviate. Composed of flip- flops 5928 and 5930 by the receiver flip-flop B (RXFFB) stage of the D input of the data change slightly after the clock edge, the data can be reliably sampled. If MDDI_Data1 MDDI_Data0 than MDDI_Stb or arrive early, then MDDI_Data1 should be delayed for at least to delay the deviation to right MDDI_Data1 sampled. To achieve these, the use of delayed 3 (Delay3) delay line to delay data. If MDDI_Data1 than MDDI_Stb and MDDI_Data0 late, and it can also be delayed by the delay 3, then MDDI_Data1 change at the point to be moved closer to the next clock edge. This process determines the MDDI Type 2, Type 3 or Type 4 Link data rate limit. Figure 60A, 60B and 60C are shown in two data signals and MDDI_Stb with respect to each other or the deviation between the timing of some examples of the different possibilities....
t PD-min(Delay3)≥t Deviation-max (LINK)+t H(RXFFB)+t PD-max(XOR)
Maximum link speed is determined by the minimum allowable bit period determined. When MDDI_DataX arrive as late as possible, the speed is the most affected. In this case, the minimum allowable cycle time is given by the following equation:
t Bit-min=t Deviation-max (LINK)+t PD-max(Delay3)+t SU(RXFFB)-t PD-min(XOR)Thus, the link speed limit:
         t PD-max(Delay3)=t PD-min(Delay 3)
And under the assumption:
t Bit-min (lower-bound)=2·t Deviation-max (LINK)+t PD-max(XOR)+t SU(RXFFB)+t H(RXFFB)
In the example given above, the lower limit of the minimum bit period is given by the following relationship:
t Bit-min (lower-bound)= 2 · (1000 +2 · 125 +625 +200) +1500 +100 +0 = 5750psec, which is about 174Mbps.
This ratio can be used for Type 1 link maximum data rate is much slower. MDDI automatic delay compensation ability deviate deviate significantly reduces the latency factor on the maximum link rate effects, just to establish the edge of the valid data. MDDI_Data0 and MDDI_Stb deviation between the calibration are:
t SKEW-max(calibrated)=2·t TAP-SPACING-max
And the minimum bit period are:
t BIT-min-calibrated=t SKEW-max(calibrated)+2·t B-TP4+t Asymmetry+t jitter-host+t SKEW-max(RXAND+RXXOR)+t SU(RXFF)
Wherein, "TB" or tBRepresentative from a bit boundary to minimum output level signal jitter. Merely indicates asymmetric internal delay differential receiver characteristics of asymmetry. "TP4" associated with or effectively defines for electrical characterization and testing purposes, as a client differential line driver and receiver connection or interface (MDDI client controller device pin). For the rest of the system link, it represents a convenient or a predetermined point, which measure and characterize signal delays. In one embodiment, the internal mode, in the TP4 at parameter TBThrough the relationship between the maximum value of tDifferential-Skew-TP4-DRVR-EXT=0.3·t BITTo define, for the client's internal model transmitter, is tDifferential-Skew-TP4-DRVR-INT=0.6·t BIT; For client receiver external mode, it is tB-TP4-RCVR-EXT=0.051·t BIT+175ps。
TP4 mark only for the interface and link the different test points (TP) are numbered. In one embodiment, the internal mode and the external mode is defined as the same as the test point. There is a corresponding "TP0" test points used in or associated with an MDDI host controller device connection or interface pins, the host contains a differential line drivers and receivers. In the present embodiment, the master receiver, with respect to an internal model, TP0 parameters at TBTP4 mark only for the interface and link the different test points (TP) are numbered. In one embodiment, the internal mode and the external mode is defined as the same as the test point. There is a corresponding "TP0" test points used in or associated with an MDDI host controller device connection or interface pins, the host contains a differential line drivers and receivers. In the present embodiment, the master receiver, with respect to an internal model, TP0 parameters at T...B-TP0-RCVR-INT=0.051□t BITTP4 mark only for the interface and link the different test points (TP) are numbered. In one embodiment, the internal mode and the external mode is defined as the same as the test point. There is a corresponding "TP0" test points used in or associated with an MDDI host controller device connection or interface pins, the host contains a differential line drivers and receivers. In the present embodiment, the master receiver, with respect to an internal model, TP0 parameters at T...B-TP0-RCVR-EXT=0.051□ BIT175ps; transmitter for a host, relation to tB-TP0=0.102□t BIT
In the example given in Figure 59, tSKEW-max(Data0-Stb-Caliberated)= 300psec, while the smallest bit period are:
t BIT-min-calibrated= 300 +2 · 125 +625 +200 +175 +100 = 1650psec, which is about 606Mbps.
When MDDI_Data1 arrives as early as possible, in order to reliably RXFFB the data sampling, the associated programmable delay adjusting to the optimal setting with an accuracy of one tap, for safety reasons, to add additional tap delay. Maximum link speed depends on the minimum allowable bit slot. When MDDI_Data1 as late arrival, the greatest impact. In this case, the minimum allowable cycle time is:
t BIT-min-Data1-calibrated=2·t TAP-Spacing-max+2·t TA-TP4
Wherein, "TA" or tARepresentation from the bit to the middle cross-border signal jitter.
In the example given in Figure 59, based on sampling MDDI_Data1 lower limit of the minimum bit period is:
t BIT-min-Data1-calibrated=2·150+2·125=550psec
In one embodiment, the internal mode, the host delay deviation, delay asymmetry and clock jitter typical total delay time is defined as:
t Asymmerty-TXFF+t Asymmetry-TXDVR+t Skew-TXFF+t Skew-TXDRVR+t jitter-host=0.467·(t BIT-150ps)
For external modes are:
t Asymmerty-TXFF+t Asymmetry-TXDVR+t Skew-TXFF+t Skew-TXDRVR+t jitter-host=0.TBD·(t BIT-150TBDps)
For the internal model, the client delay deviation and settling time delay asymmetry typical total delay time (tB-TP4) Is defined as:
t Asymmerty-RXRCVR+t Asymmetry-RXXOR+t Skew-RXRCVR+t Skew-RXXOR+t setup-RXFF=0.307·(t BIT-150ps)
For external mode, as follows:
t Asymmerty-RXRCVR+t Asymmetry-RXXOR+t Skew-RXRCVR+t Skew-RXXOR+t setup-RXFF=0.TBD·(t BIT-TBDps)
Among them, the term is used in the future to be determined TBD values ​​to maintain a flexible position markers, depending on a variety of external mode connection known characteristics and operational requirements.
XIV. Physical layer interconnection descriptions
Can be used in the present invention, the physical interface may be used to connect to the parts can be purchased to achieve, such as the host side, can be caused by Hirose Electric Company Ltd. Manufacturer part number 3260-8S2 (01) of the parts, and the customer equipment side, can be caused by Hirose Electric Company Ltd. manufacturer part number 3240-8P-C parts. Are listed in Table XIII for Type 1 / Type 2 interface connector such exemplary interface pin assignment or "Pin Lead", and illustrated in Figure 61.
Table XIII
Signal Name Pin No. Signal Name Pin No.
  MDDI_Pwr   1   MDDI_Gnd   11
  MDDI_Stb+   2   MDDI_Stb-   12
  MDDI_Data0+   4   MDDI_Data0-   14
  MDDI_Data1+   6   MDDI_Data1-   16
  MDDI_Data2+   8   MDDI_Data2-   18
  MDDI_Data3+   10   MDDI_Data3-   20
  MDDI_Data4+   9   MDDI_Data4-   19
  MDDI_Data5+   7   MDDI_Data5-   17
  MDDI_Data6+   5   MDDI_Data6-   15
  MDDI_Data7+   3   MDDI_Data7-   13
Pin No....
Pin No....
Selection or design of interconnect components or equipment in order to make it small enough for a mobile communication and computing devices, such as PDA and wireless telephone, or a portable game device, and in comparison with the relevant size of the apparatus does not exceed, or appear unsightly . Any connectors and cables should be in a typical environment durable enough electrical equipment, and smaller in size, especially in terms of the cable, and the cost is relatively low. Should support the transfer element data as a differential NRZ data and strobe signals, for Type 1 and Type 2, the NRZ data of the differential about a transmission rate of up to 450Mbps, and for the 8-bit parallel Type 4 version, has the high transfer rate of 3.6Gbps.
Selection or design of interconnect components or equipment in order to make it small enough for a mobile communication and computing devices, such as PDA and wireless telephone, or a portable game device, and in comparison with the relevant size of the apparatus does not exceed, or appear unsightly . Any connectors and cables should be in a typical environment durable enough electrical equipment, and smaller in size, especially in terms of the cable, and the cost is relatively low. Should support the transfer element data as a differential NRZ data and strobe signals, for Type 1 and Type 2, the NRZ data of the differential about a transmission rate of up to 450Mbps, and for the 8-bit parallel Type 4 version, has the high transfer rate of 3.6Gbps....
Selection or design of interconnect components or equipment in order to make it small enough for a mobile communication and computing devices, such as PDA and wireless telephone, or a portable game device, and in comparison with the relevant size of the apparatus does not exceed, or appear unsightly . Any connectors and cables should be in a typical environment durable enough electrical equipment, and smaller in size, especially in terms of the cable, and the cost is relatively low. Should support the transfer element data as a differential NRZ data and strobe signals, for Type 1 and Type 2, the NRZ data of the differential about a transmission rate of up to 450Mbps, and for the 8-bit parallel Type 4 version, has the high transfer rate of 3.6Gbps....
Figure 54A and 54B is shown an embodiment of the present invention during operation of the interface, the processing time for a packet of data and general overview of the steps, and Figure 55 shows the interface of the packet processing device profiles. In these figures, the process begins at step 5402, to determine whether the client and the host communication path (here a cable) connection. This can be used by the host software or hardware to periodically poll carried out, said software or hardware is used to detect the existence of the input of the host connector, the cable or the signal (such as a USB interface), or by other known which The techniques. If no client connection to the host, then depending on the application, it can only go to a predetermined length of wait states into sleep mode, or inactive in order to wait for future use, which would require the user to take action to re-activate the host. For example, when the host resides on the computer type of device, the user may have to click on the screen icon or request procedures, thereby activating the host processing to find clients. In addition, just insert the USB type connection can be activated host processing, depending on the host or resident's ability to host software and configuration....
Figure 54A and 54B is shown an embodiment of the present invention during operation of the interface, the processing time for a packet of data and general overview of the steps, and Figure 55 shows the interface of the packet processing device profiles. In these figures, the process begins at step 5402, to determine whether the client and the host communication path (here a cable) connection. This can be used by the host software or hardware to periodically poll carried out, said software or hardware is used to detect the existence of the input of the host connector, the cable or the signal (such as a USB interface), or by other known which The techniques. If no client connection to the host, then depending on the application, it can only go to a predetermined length of wait states into sleep mode, or inactive in order to wait for future use, which would require the user to take action to re-activate the host. For example, when the host resides on the computer type of device, the user may have to click on the screen icon or request procedures, thereby activating the host processing to find clients. In addition, just insert the USB type connection can be activated host processing, depending on the host or resident's ability to host software and configuration....
Generally, in step 5410, the host and client also agreed service mode to be used is the type (rate / speed), such as type 1, type 2 and so on. Once the service type is created, the host can start sending information. Alternatively, the host can be used in parallel with other signal processing round trip delay measurement packet to optimize the timing of the communication link, as shown in step 5411.
As previously mentioned, all data sent from the step 5412 shown in the sub-frame being transmitted header packet start, followed by step 5414 shown in the type of data being transmitted, and filler packets, where the data type is a video and audio streams grouping. The audio and video data has been pre-prepared or mapped to the group, and if necessary or desired packet insert padding to fill the number of bits required for medium frame. If the host can send a packet forward the packet audio channel enabled to activate the sound equipment. Further, in step 5416, the host can be used to transmit the other packet types commands and information, shown here as a color map, the bit block transfer or other packet transmission. Furthermore, the host and client can involve using appropriate packet switching data keyboard or the pointing device....
During operation, a plurality of different events may occur, which will cause the host or client requires different data rates or a different type of interface mode. For example, for transferring data in a computer or other device may process the data loading conditions encountered in the process (loading conditions), the condition causes the packet preparation or slow down the rendering. A client to receive data from the dedicated AC power source may be replaced by a more limited battery power source, and in the limited power settings, it may not transmit data quickly and easily process the command can not use the same resolution or color density. Alternatively, the restrictions may be reduced or disappear, allowing the device to transfer data at higher rates. This is a greater need to make a request to change to a higher transfer rate mode....
During operation, a plurality of different events may occur, which will cause the host or client requires different data rates or a different type of interface mode. For example, for transferring data in a computer or other device may process the data loading conditions encountered in the process (loading conditions), the condition causes the packet preparation or slow down the rendering. A client to receive data from the dedicated AC power source may be replaced by a more limited battery power source, and in the limited power settings, it may not transmit data quickly and easily process the command can not use the same resolution or color density. Alternatively, the restrictions may be reduced or disappear, allowing the device to transfer data at higher rates. This is a greater need to make a request to change to a higher transfer rate mode....
Although it is not required to have a specific processing order, but the client and the host can also exchange data packets with respect to certain of these data is to be sent to the client to connect the main pointing device, keyboard, or other type of user input devices, or from the data received in the device, of course, these elements may also be present on the host side. These packets may use general processor type element and not the state machine to process (5502). In addition, some of these commands from the general processor (5504,5508) process.
% E5% 9C% A8% E4% B8% BB% E6% 9C% BA% E5% 92% 8C% E5% AE% A2% E6% 88% B7% E6% 9C% BA% E9% 97% B4% E5 % B7% B2% E7% BB% 8F% E4% BA% A4% E6% 8D% A2% E4% BA% 86% E6% 95% B0% E6% 8D% AE% E5% 92% 8C% E5% 91 % BD% E4% BB% A4% E4% B9% 8B% E5% 90% 8E% EF% BC% 8C% E5% 9C% A8% E6% 9F% 90% E4% B8% 80% E7% 82% B9 % EF% BC% 8C% E5% B0% B1% E6% 98% AF% E5% 90% A6% E4% BC% A0% E9% 80% 81% E9% 99% 84% E5% 8A% A0% E6 % 95% B0% E6% 8D% AE% E6% 88% 96% E8% 80% 85% E4% B8% BB% E6% 9C% BA% E6% 88% 96% E5% AE% A2% E6% 88 % B7% E6% 9C% BA% E6% 98% AF% E5% 90% A6% E8% A6% 81% E5% 81% 9C% E6% AD% A2% E4% B8% BA% E6% 89% 80 % E8% BF% B0% E4% BC% A0% E9% 80% 81% E6% 8F% 90% E4% BE% 9B% E7% 9A% 84% E6% 9C% 8D% E5% 8A% A1% E8 % 80% 8C% E5% 81% 9A% E5% 87% BA% E5% 86% B3% E5% AE% 9A% E3% 80% 82% E8% BF% 99% E5% 9C% A8% E6% AD % A5% E9% AA% A45422% E4% B8% AD% E7% A4% BA% E5% 87% BA% E3% 80% 82% E5% A6% 82% E6% 9E% 9C% E6% 89% 80 % E8% BF% B0% E9% 93% BE% E8% B7% AF% E5% B0% 86% E8% BF% 9B% E5% 85% A5% E4% BC% 91% E7% 9C% A0% E7 % 8A% B6% E6% 80% 81% E6% 88% 96% E8% 80% 85% E5% AE% 8C% E5% 85% A8% E5% 85% B3% E9% 97% AD% EF% BC % 8C% E9% 82% A3% E4% B9% 88% E4% B8% BB% E6% 9C% BA% E5% 90% 91% E5% AE% A2% E6% 88% B7% E6% 9C% BA % E5% 8F% 91% E9% 80% 81% E9% 93% BE% E8% B7% AF% E5% 85% B3% E9% 97% AD% E5% 88% 86% E7% BB% 84% EF % BC% 8C% E5% B9% B6% E4% B8% 94% E4% B8% A4% E4% BE% A7% E7% BB% 88% E6% AD% A2% E4% BC% A0% E9% 80 % 81% E6% 95% B0% E6% 8D% AE% E3% 80% 82
Relative to the host and using the previous client controller drivers and receivers discussed to send the above procedure is transmitted in the packet processing. These line drivers and other logic and the state machine and general-purpose processor is connected, as shown in Figure 55 an overview. In Figure 55, the state machine 5502 and general processors 5504 and 5508 may be further other elements not shown are connected, such as a dedicated USB interface, memory elements, or reside in their interactions with other components of the external link controller , including but not limited to the data source and the display device for viewing the video control chip.
Processor and state machine provides the drive enable and disable control, as mentioned on the protection of time, etc., as discussed, in order to ensure the effective establishment or termination of the communication link, and send the packet.
XVI Display Frame Buffers
Compared with the computer graphics, video data caching requirements for moving video images is different. Pixel data is often stored in the client's local frame buffer, so the client can be local image refresh.
Displaying full motion video (every medium frame almost every pixel in the display to be changed), it is usually preferably stored in a frame buffer pixel data is input, and from the second frame on the display refresh buffer images. Two or more can be used to eliminate visible artifacts display buffer (visible artifact), as described below. When a frame has been received in the entire image buffer, the buffer can exchange roles, the latest received image to refresh the display, and the image is filled with the next frame buffer to another. Figure 88A shows the concept in which the display by the update bit is set to "01" is written to the offline image buffer pixel data.
In other applications, the host needs to update only a small portion of the image, while having to repaint the entire image. In this case, the need to write the new pixels directly to the buffer used to refresh the display, as shown in Figure 88B.
In a smaller video window fixed image applications, the fixed image is written two buffers (display update bit is equal to "11") is the easiest, as shown in Figure 88C, and subsequently updated through the monitor bit set to "01" of the moving image pixel write line buffer.
The following rules describe the useful manipulation of buffer pointers, while the new information into the client and refreshing the display. There are three Buffer Pointer: current_fill (current fill) pointed by the MDDI link is currently being filled with data buffer; just_filled (just filled) point has recently been filled buffer; being_displayed (being displayed) point currently being used refresh the display buffer. All three buffer pointers may contain from 0 to N-1 the values, where N is the number of display buffers, and N ≥ 2. The buffer pointer arithmetic is modulo N (mod N), for example, when N = 3 and current_fill = 2, the increase in current_fill to current_fill is set to 0. N = 2 in the simple case, just_filled is always the complement of current_fill. MDDI medium at each frame boundary (sub-frame count field sub-frame header packet is equal to zero) in the order specified to perform the following operations: just_filled set equal current_fill, and set current_fill equal current_fill +1....
The following rules describe the useful manipulation of buffer pointers, while the new information into the client and refreshing the display. There are three Buffer Pointer: current_fill (current fill) pointed by the MDDI link is currently being filled with data buffer; just_filled (just filled) point has recently been filled buffer; being_displayed (being displayed) point currently being used refresh the display buffer. All three buffer pointers may contain from 0 to N-1 the values, where N is the number of display buffers, and N ≥ 2. The buffer pointer arithmetic is modulo N (mod N), for example, when N = 3 and current_fill = 2, the increase in current_fill to current_fill is set to 0. N = 2 in the simple case, just_filled is always the complement of current_fill. MDDI medium at each frame boundary (sub-frame count field sub-frame header packet is equal to zero) in the order specified to perform the following operations: just_filled set equal current_fill, and set current_fill equal current_fill +1....
A pixel data attributes of the packet includes a field update bit of the display, indicating that the pixel data is written to the frame buffer. Said client capability packet has three additional bits, which indicates that the client supports the display update bit combinations. In many cases, computer-generated images need to be refreshed incrementally based on user input, or based on information received from the computer network to export. Display Update Bit combinations "00" and "11" so that the pixel data is written by the frame buffer being displayed or written to both the frame buffer to support this mode of operation.
% E5% BD% 93% E6% 94% AF% E6% 8C% 81% E8% A7% 86% E9% A2% 91% E5% 9B% BE% E5% 83% 8F% E6% 97% B6% EF % BC% 8C% E5% 9B% BE89% E8% AF% B4% E6% 98% 8E% E5% BD% 93% E6% 98% BE% E7% A4% BA% E5% 99% A8% E6% 9B % B4% E6% 96% B0% E4% BD% 8D% E7% AD% 89% E4% BA% 8E% E2% 80% 9C01% E2% 80% 9D% EF% BC% 8C% E4% B8% 94 % E7% BB% 8F% E7% 94% B1MDDI% E9% 93% BE% E8% B7% AF% E4% BC% A0% E8% BE% 93% E8% A7% 86% E9% A2% 91% E6 % 95% B0% E6% 8D% AE% E6% 97% B6% EF% BC% 8C% E5% A6% 82% E4% BD% 95% E4% BD% BF% E7% 94% A8% E4% B8 % 80% E5% AF% B9% E5% B8% A7% E7% BC% 93% E5% 86% B2% E5% 99% A8% E6% 9D% A5% E6% 98% BE% E7% A4% BA % E8% A7% 86% E9% A2% 91% E5% 9B% BE% E5% 83% 8F% E3% 80% 82% E5% 9C% A8MDDI% E9% 93% BE% E8% B7% AF% E4 % B8% 8A% E6% A3% 80% E6% B5% 8B% E5% 88% B0% E4% BB% 8B% E8% B4% A8% E5% B8% A7% E8% BE% B9% E7% 95 % 8C% E4% B9% 8B% E5% 90% 8E% EF% BC% 8C% E5% 9C% A8% E5% BD% 93% E5% 89% 8D% E6% AD% A3% E5% 88% B7 % E6% 96% B0% E7% 9A% 84% E5% B8% A7% E7% 9A% 84% E5% 88% B7% E6% 96% B0% E5% A4% 84% E7% 90% 86% E5 % AE% 8C% E6% 88% 90% E6% 97% B6% EF% BC% 8C% E6% 98% BE% E7% A4% BA% E5% 99% A8% E5% 88% B7% E6% 96 % B0% E5% A4% 84% E7% 90% 86% E5% B0% 86% E5% BC% 80% E5% A7% 8B% E4% BB% 8E% E4% B8% 8B% E4% B8% 80 % E5% B8% A7% E7% BC% 93% E5% 86% B2% E5% 99% A8% E5% 88% B7% E6% 96% B0% E3% 80% 82
Figure 89 relates to an important assumption is that: the image is a continuous flow of the pixel received from the host, is a continuous flow of the pixels from the frame buffer by the client to refresh the display pixels are read in order to transmit the (usually on the left start, read line by line, until the screen's lower right corner). Refresh the display and the image transfer operations involving the same frame buffer in the case, it is important details.
Display refresh frame rate requires more than the image transfer frame rate to avoid a part of the image display. Figure 90 shows the case of the display refresh rate is slow, that is, the display refresh slower than image transfer, the image fragments are to appear.
Containing computer graphics and motion video image combined image, the video pixel data might occupy a small part of the media frames. In the display refresh operation and the image transfer involve the same case of the frame buffer, it is very important. These conditions through Figure 91 is cross-hatched lines shown hatched, which is read from the buffer to refresh the display pixels may be previously written to the buffer two pixels, or they may correspond to about to be written to the same frame buffer frames.
The client using the three frame buffers to access the frame buffer address competition small window, as shown in Figure 92.
However, if the display refresh rate is less than the media MDDI link frame rate, then the problem remains as shown in Figure 93.
Motion video images using a single buffer is much problem, as shown in Figure 94. When the display refresh faster than the image transfer into the buffer, the image being refreshed sometimes will show the upper part of a frame being written to, and the image of the lower part is previously transmitted frames. When the display refresh faster than the image transfer (preferred mode of operation), the image showing a frame similar to the case of splitting will occur more frequently.
XVII. Delay value table
Packet processing delay parameters grouped using a table lookup function to calculate the predicted delay to deal with clients in some commands. Values ​​in the table according to the number of ways to increase in order to provide a very wide dynamic range of delay values​​. Table XX below can be used to identify an embodiment of the present invention, an exemplary delay value table, the corresponding index value controls the delay.
Table XX
0 - no delay   37-1.5ns   74-51ns   111-1.8us   148-62us   185-2.2ms   222-75ms
  1-46ps   38-1.6ns   75-56ns   112-2.0us   149-68us   186-2.4ms   223-83ms
  2-51ps   39-1.8ns   76-62ns   113-2.2us   150-75us   187-2.6ms   224-91ms
  3-56ps   40-2.0ns   77-68ns   114-2.4us   151-83us   188-2.9ms   225-100ms
  4-62ps   41-2.2ns   78-75ns   115-2.6us   152-91us   189-3.2ms   226-110ms
  5-68ps   42-2.4ns   79-83ns   116-2.9us   153-100us   190-3.5ms   227-120ms
  6-75ps   43-2.6ns   80-91ns   117-3.2us   154-110us   191-3.8ms   228-130ms
  7-83ps   44-2.9ns   81-100ns   118-3.5us   155-120us   192-4.2ms   229-150ms
  8-91ps   45-3.2ns   82-110ns   119-3.8us   156-130us   193-4.6ms   230-160ms
  9-100ps   46-3.5ns   83-120ns   120-4.2us   157-150us   194-5.1ms   231-180ms
  10-110ps   47-3.8ns   84-130ns   121-4.6us   158-160us   195-5.6ms   232-200ms
  11-120ps   48-4.2ns   85-150ns   122-5.1us   159-180us   196-6.2ms   233-220ms
  12-130ps   49-4.6ns   86-160ns   123-5.6us   160-200us   197-6.8ms   234-240ms
  13-150ps   50-5.1ns   87-180ns   124-6.2us   161-220us   198-7.5ms   235-260ms
  14-160ps   51-5.6ns   88-200ns   125-6.8us   162-240us   199-8.3ms   236-290ms
  15-180ps   52-6.2ns   89-220ns   126-7.5us   163-260us   200-9.1ms   237-320ms
  16-200ps   53-6.8ns   90-240ns   127-8.3us   164-290us   201-10ms   238-350ms
  17-220ps   54-7.5ns   91-260ns   128-9.1us   165-320us   202-11ms   239-380ms
  18-240ps   55-8.3ns   92-290ns   129-10us   166-350us   203-12ms   240-420ms
  19-260ps   56-9.1ns   93-320ns   130-11us   167-380us   204-13ms   241-460ms
  20-290ps   57-10ns   94-350ns   131-12us   168-420us   205-15ms   242-510ms
  21-320ps   58-11ns   95-380ns   132-13us   169-460us   206-16ms   243-560ms
  22-350ps   59-12ns   96-420ns   133-15us   170-510us   207-18ms   244-620ms
  23-380ps   60-13ns   97-460ns   134-16us   171-560us   208-20ms   245-680ms
  24-420ps   61-15ns   98-510ns   135-18us   172-620us   209-22ms   246-750ms
  25-460ps   62-16ns   99-560ns   136-20us   173-680us   210-24ms   247-830ms
  26-510ps   63-18ns   100-620ns   137-22us   174-750us   211-26ms   248-910ms
  27-560ps   64-20ns   101-680ns   138-24us   175-830us   212-29ms   249-1.0sec
  28-620ps   65-22ns   102-750ns   139-26us   176-910us   213-32ms   250-1.1sec
  29-680ps   66-24ns   103-830ns   140-29us   177-1.0ms   214-35ms   251-1.2sec
  30-750ps   67-26ns   104-910ns   141-32us   178-1.1ms   215-38ms   252-1.3sec
  31-830ps   68-29ns   105-1.0us   142-35us   179-1.2ms   216-42ms   253-1.5sec
  32-910ps   69-32ns   106-1.1us   143-38us   180-1.3ms   217-46ms   254-1.6s
  33-1.0ns   70-35ns   107-1.2us   144-42us   181-1.5ms   218-51ms 255 - uncertain
  34-1.1ns   71-38ns   108-1.3us   145-46us   182-1.6ms   219-56ms
  35-1.2ns   72-42ns   109-1.5us   146-51us   183-1.8ms   220-62ms
  36-1.3ns   73-46ns   110-1.6us   147-56us   184-2.0ms   221-68ms
Through the designated parameter as an index table lookup table to calculate the delay. This means that the packet processing delay equal to the table (index). For example: If the delay parameter list items from one of the parameters is equal to the 8-bit value 134, then the delay is equal to the packet processing table (134), i.e., 16 microseconds. Value of 255 indicates that the command can not be determined by calculating the completion time, the host must examine the client request and status packet graphic busy flag or MCCS VCP control parameters B7h.
In some cases this delay is multiplied by the height of the target image, width and the number of pixels, and it is added to other delay up to calculate the packet processing delay.
In some cases this delay is multiplied by the height of the target image, width and the number of pixels, and it is added to other delay up to calculate the packet processing delay....
In some cases this delay is multiplied by the height of the target image, width and the number of pixels, and it is added to other delay up to calculate the packet processing delay....
In systems having a plurality of clients, the client via the client's daisy chain (Daisy-chained) or with a hub connected to the host, as shown in Figure 95, Figure 96 or by using combinations of these techniques as shown in the client connects to the host are very useful. For hosts displays some error messages to manage connected clients also useful, such as when a requested address 0 or more clients connected to the system displays an error message, for multi-client system should not be the case, so monitor or is desired to be set to operate as a single client.
XIX. Appendix
In addition to the above-discussed embodiment of the invention for implementing the architecture and protocols of the format, structure and content of the other, where the packet type to provide some more detailed field contents or operations. These elements are given here to further clarify their respective use or operations to enable the skilled person and will be easier to understand the invention for various applications. Not discussed here only discuss a few fields over. In addition, these fields are given with respect to the above exemplary embodiments are given in the definition and values. However, these values ​​should not be considered as limitations on the invention, but rather they represent implement these interfaces and protocols useful in one or more embodiments, or simultaneously with and without the implementation of all embodiments. Other embodiments, other values ​​may be used to achieve the required data rate transmission data or the presentation of the results, as will be understood by the skilled person as....
In addition to the above-discussed embodiment of the invention for implementing the architecture and protocols of the format, structure and content of the other, where the packet type to provide some more detailed field contents or operations. These elements are given here to further clarify their respective use or operations to enable the skilled person and will be easier to understand the invention for various applications. Not discussed here only discuss a few fields over. In addition, these fields are given with respect to the above exemplary embodiments are given in the definition and values. However, these values ​​should not be considered as limitations on the invention, but rather they represent implement these interfaces and protocols useful in one or more embodiments, or simultaneously with and without the implementation of all embodiments. Other embodiments, other values ​​may be used to achieve the required data rate transmission data or the presentation of the results, as will be understood by the skilled person as....
In one embodiment, the pixel data attribute field (2 bytes) has a series of bit values ​​as explained below. Bits 1 and 0 select how to route the display pixel data. For bit values ​​of '11 'is concerned, to display data or both eyes, for bit values ​​'10' is concerned, only the data is routed to the left eye, and for bit values ​​'01 'is concerned, only the data is routed to the eye, and for bit values ​​'00 ', the display of the data is routed to an optional, as discussed below, the bits 8-11 as specified.
Bit 2 indicates whether the pixel data in an interlaced format, the value '0 'means that the pixel data in the standard progressive format, move from one line to the next row, the row number (pixel Y coordinate) is incremented. When this bit has the value '1 ', the pixel data in an interlaced format and move from one line to the next line, the line number plus 2. Bit 3 indicates that the pixel data in alternate pixel format. Bit 2 Enable This standard interlaced mode, but where the interlacing is vertical instead of horizontal. When bit 3 is '0 ', the pixel data pixel by pixel in a standard format, when the reception of each successive pixel, the column number (pixel X coordinate) is incremented. When bit 3 is '1 ', the pixel data in alternate pixel format, each pixel is received, the column number plus 2....
Bit 2 indicates whether the pixel data in an interlaced format, the value '0 'means that the pixel data in the standard progressive format, move from one line to the next row, the row number (pixel Y coordinate) is incremented. When this bit has the value '1 ', the pixel data in an interlaced format and move from one line to the next line, the line number plus 2. Bit 3 indicates that the pixel data in alternate pixel format. Bit 2 Enable This standard interlaced mode, but where the interlacing is vertical instead of horizontal. When bit 3 is '0 ', the pixel data pixel by pixel in a standard format, when the reception of each successive pixel, the column number (pixel X coordinate) is incremented. When bit 3 is '1 ', the pixel data in alternate pixel format, each pixel is received, the column number plus 2....
Bit 5 is used to indicate when the next display pixel grouping with continuous row of pixels. When bit 5 is set equal to '1 ', this situation is considered. When bit 5 is set to '1 ', then the left along the X, Y top edge, X Right along, Y along the bottom, X and Y start the initial parameters are not defined and ignored by the client. When bit 15 is set to logic 1 level, it indicates that the pixel data in the packet is the last line of the image pixel data. Client capability characteristics of clients ability grouping identifier field bit 8 indicates that support this feature.
Bit 5 is used to indicate when the next display pixel grouping with continuous row of pixels. When bit 5 is set equal to '1 ', this situation is considered. When bit 5 is set to '1 ', then the left along the X, Y top edge, X Right along, Y along the bottom, X and Y start the initial parameters are not defined and ignored by the client. When bit 15 is set to logic 1 level, it indicates that the pixel data in the packet is the last line of the image pixel data. Client capability characteristics of clients ability grouping identifier field bit 8 indicates that support this feature....
Bit 8 to 11 form a 4-bit unsigned integer to make the pixel data for illustrating an alternative route to the display or monitor positions. Bit 0 and 1 are set equal to 00, so that the client display 8 to 11 explain the position number of the display is optional. If bits 0 and 1 is not equal to 00, then the bits 8-11 are set to zero....
Bit 8 to 11 form a 4-bit unsigned integer to make the pixel data for illustrating an alternative route to the display or monitor positions. Bit 0 and 1 are set equal to 00, so that the client display 8 to 11 explain the position number of the display is optional. If bits 0 and 1 is not equal to 00, then the bits 8-11 are set to zero....
2-byte X Start and Y Start fields specify the pixel data field of the first pixel point (X Start, Y Start) to the absolute X and Y coordinates. 2 bytes X and Y along the top edge of the left field specifies the data fields populated by the pixel on the left edge of the screen window, the X coordinate and Y coordinate of the top edge, and X and Y along the bottom along the right-field specifies the window being updated X coordinate of the right edge and the bottom edge of the Y coordinate.
Pixel count field (2 bytes) pixel data field specifies the following number of pixels.
Parameter CRC field (2 bytes) contains the pixel count from the packet length of all bytes of the CRC. If that fails the CRC check, the entire packet is discarded.
Said pixel data field contains the raw video information to be displayed, and in accordance with the video data format descriptor fields formatted as described. As discussed elsewhere, every time data transmits a "line." When the pixel data attribute field bit 5 is set to logic 1 level, the pixel data field contains exactly one row of pixels, and the first pixel being transmitted corresponding to the left-most pixel, and the last pixel transmitted corresponding to the right-most pixel.
Pixel data CRC field (2 bytes) contains only the pixel data 16 CRC. If this value, the CRC fails, then the pixel data can still be used, but the CRC error count is incremented.
B. Information on the audio stream packet
In one embodiment, the Audio Channel ID field (1 byte) using 8-bit unsigned integer value to identify a particular audio channel, where the client device to the audio data to the channel. Physical audio channel through this field in accordance with the values ​​0,1,2,3,4,5,6 or 7 are designated or mapped to a physical channel, these values ​​indicate that the left front, right front, left rear, right rear, front center, subwoofer speakers, surround left and surround right channels. Audio channel ID value of 254 indicates that a single stream digital audio samples is sent to the front left and right channels. Doing so simplifies the communication of some applications, such as a stereo headset for voice communication applications, productivity improvement using the PDA application, or a simple user interface to generate an alarm sound other applications. From 8-253 and 255, ID field within the range of values ​​is currently retained, so that the new design requires use of additional marks in the case, as the skilled person can be foreseen....
In one embodiment, the Audio Channel ID field (1 byte) using 8-bit unsigned integer value to identify a particular audio channel, where the client device to the audio data to the channel. Physical audio channel through this field in accordance with the values ​​0,1,2,3,4,5,6 or 7 are designated or mapped to a physical channel, these values ​​indicate that the left front, right front, left rear, right rear, front center, subwoofer speakers, surround left and surround right channels. Audio channel ID value of 254 indicates that a single stream digital audio samples is sent to the front left and right channels. Doing so simplifies the communication of some applications, such as a stereo headset for voice communication applications, productivity improvement using the PDA application, or a simple user interface to generate an alarm sound other applications. From 8-253 and 255, ID field within the range of values ​​is currently retained, so that the new design requires use of additional marks in the case, as the skilled person can be foreseen....
Audio sample count field (2 bytes) Specifies the number of audio samples grouping.
Each sample median and packaging field contains a byte that describes the audio data packet format. In one embodiment, the format is generally used to define bits 4-0 the number of bits per PCM audio sample. Then, bit 5 shows samples of said digital audio data is being packaged. As described above, Figure 12 illustrates the packing audio samples and byte alignment of the difference between the audio samples. Bit 5 is the value '0 'indicates that each field of the digital audio PCM audio data samples and the interface are byte aligned byte boundaries, and the value '1' indicates that each successive PCM audio sample compared to the previous audio sample is packed . Usually only when bit 4-0 (the number of bits per PCM audio sample) value is not defined in a multiple of 8, this bit is valid. Bits 7-6 are reserved for the system design requires the use of additional identification, and usually set to zero values....
Each sample median and packaging field contains a byte that describes the audio data packet format. In one embodiment, the format is generally used to define bits 4-0 the number of bits per PCM audio sample. Then, bit 5 shows samples of said digital audio data is being packaged. As described above, Figure 12 illustrates the packing audio samples and byte alignment of the difference between the audio samples. Bit 5 is the value '0 'indicates that each field of the digital audio PCM audio data samples and the interface are byte aligned byte boundaries, and the value '1' indicates that each successive PCM audio sample compared to the previous audio sample is packed . Usually only when bit 4-0 (the number of bits per PCM audio sample) value is not defined in a multiple of 8, this bit is valid. Bits 7-6 are reserved for the system design requires the use of additional identification, and usually set to zero values....
Parameter CRC field (2 bytes) contains the packet length from the audio sample rate to all bytes in a 16-bit CRC. If not properly passed the CRC check, the entire packet is discarded. Digital Audio Data field contains the raw audio samples to be played, and normally have an unsigned integer in the form of a linear format. Audio Data CRC field (2 bytes) contains audio data only for 16-bit CRC. If this CRC fails the check, then the audio data can still be used, but the CRC error count is incremented.
C. about user-defined stream packets
In one embodiment, the 2-byte stream ID number field is used to identify a particular user defined stream. Flow parameters and flow data field content is usually defined by the MDDI equipment manufacturer. 2-byte CRC field contains a stream parameters starting from the Packet Length to the Audio Coding byte stream parameters of all bytes 16-bit CRC. If that fails the CRC check, the entire packet is discarded. If the application does not require final MDD interface flow parameters and flow parameters CRC field, that they are seen as optional, then flow parameters and flow parameters CRC field can be discarded. 2-byte CRC field contains only the stream data for the stream data of the CRC. If this CRC fails properly by checking, then the streaming data is optional, depending on the application requirements. The use of streaming data with CRC good sex, and generally requires cache streaming data until CRC was identified as good so far. If the CRC check does not pass, then the CRC error count increases....
In one embodiment, the 2-byte stream ID number field is used to identify a particular user defined stream. Flow parameters and flow data field content is usually defined by the MDDI equipment manufacturer. 2-byte CRC field contains a stream parameters starting from the Packet Length to the Audio Coding byte stream parameters of all bytes 16-bit CRC. If that fails the CRC check, the entire packet is discarded. If the application does not require final MDD interface flow parameters and flow parameters CRC field, that they are seen as optional, then flow parameters and flow parameters CRC field can be discarded. 2-byte CRC field contains only the stream data for the stream data of the CRC. If this CRC fails properly by checking, then the streaming data is optional, depending on the application requirements. The use of streaming data with CRC good sex, and generally requires cache streaming data until CRC was identified as good so far. If the CRC check does not pass, then the CRC error count increases....
2-byte hClient ID field contains the client ID information or reservations values, such as that used previously. Since this field is usually reserved for future use, so the current through these bits set to '0 'to be set to zero.
2-byte hClient ID field contains the client ID information or reservations values, such as that used previously. Since this field is usually reserved for future use, so the current through these bits set to '0 'to be set to zero....
2-byte hClient ID field contains the client ID information or reservations values, such as that used previously. Since this field is usually reserved for future use, so the current through these bits set to '0 'to be set to zero....
For the color map data fields, the width of each color map location is determined by the color map entry field specifies the size, in which in one embodiment, the first part specifies the blue value, the second part specifies the green and the third specified value red values. Size field specifies the color mapping color mapping data fields exist in the three-byte color mapping table entries. If a single color map can not meet (fit into) video data format and color mapping group, then you can send multiple packets to specify the entire color mapping, where each group has a different color and color mapping data mapping offsets. Each data item in a color map of blue, green and red digits ability grouping should monitor RGB color mapping field specifies the same width....
For the color map data fields, the width of each color map location is determined by the color map entry field specifies the size, in which in one embodiment, the first part specifies the blue value, the second part specifies the green and the third specified value red values. Size field specifies the color mapping color mapping data fields exist in the three-byte color mapping table entries. If a single color map can not meet (fit into) video data format and color mapping group, then you can send multiple packets to specify the entire color mapping, where each group has a different color and color mapping data mapping offsets. Each data item in a color map of blue, green and red digits ability grouping should monitor RGB color mapping field specifies the same width....
Each color mapping data items will be transferred in the following order: blue, green, red, each component of the least significant bit is transmitted first. Color map of each individual project red, green, and blue components packaged, but each color map item (the least significant bit of the blue component) should be byte-aligned. Figure 100 shows a blue with 6, 8 and 7 red green color map data item instance. For this example, the color map color map entry packet size is equal to 21, while the client ability grouping RGB color map width field equals 0x0786.
E. encapsulated packet on the reverse link
Parameter CRC field (2 bytes) contains the packet length from the length of the steering of all bytes 16-bit CRC. If that fails the CRC check, the entire packet is discarded.
In one embodiment, the reverse link flags field (1 byte) contains the information from the client requesting a set of flags. If bit (for example, bit 0) is set to logic 1 level, then the host ability grouping using the client request specific information from the monitor, but if the bit is set to logic zero level, then the host does not need the information from the client . Bit 0 is used to indicate when the host needs clients ability grouping, usually the client data in the reverse grouping field sends the packet to the host. Bit 1 is used to indicate when the host needs and status of the client request packet, the packet by the client in the field of reverse packet sent to the host. Remaining bits (in this case bit 2 to 7) are reserved for future use and are set to zero. However, you may need to use more bits to set the mark for the reverse link....
In one embodiment, the reverse link flags field (1 byte) contains the information from the client requesting a set of flags. If bit (for example, bit 0) is set to logic 1 level, then the host ability grouping using the client request specific information from the monitor, but if the bit is set to logic zero level, then the host does not need the information from the client . Bit 0 is used to indicate when the host needs clients ability grouping, usually the client data in the reverse grouping field sends the packet to the host. Bit 1 is used to indicate when the host needs and status of the client request packet, the packet by the client in the field of reverse packet sent to the host. Remaining bits (in this case bit 2 to 7) are reserved for future use and are set to zero. However, you may need to use more bits to set the mark for the reverse link....
A field contains a byte of all zeros, here is eight, bit by bit set to a logic 0 level can be set to all zeros a field equal to zero, and the field can be used to ensure that all MDDI_Data signal in turn disables the host during a field before the drive line is at a logic zero level to reach a sufficient time to allow the client clock using only MDDI_Stb began to recover. In one embodiment, the full length of the field and 1 is greater than or equal to the cable round trip delay of the forward link transmission times the number of bytes.
A field contains a byte of all zeros, here is eight, bit by bit set to a logic 0 level can be set to all zeros a field equal to zero, and the field can be used to ensure that all MDDI_Data signal in turn disables the host during a field before the drive line is at a logic zero level to reach a sufficient time to allow the client clock using only MDDI_Stb began to recover. In one embodiment, the full length of the field and 1 is greater than or equal to the cable round trip delay of the forward link transmission times the number of bytes....
Reverse field contains a series of data packets sent from the client to the host data packet. When a client has no data to send to the host, the client can send a padding packet or MDDI_Data line driven to a logic 0 state or level. In the present embodiment, if the MDDI_Data lines are driven to zero, the host will be interpreted as having a zero length packet (not a valid length) and the host of the current during reverse link encapsulation packet from the client will not receive another grouping.
Steering 2 Length field (1 byte) is assigned to the specified number of bytes in turn 2, for a second turning cycle. The recommended length is turning two round trip delay plus the host to enable its MDDI_Data time required to drive the number of bytes required. Steering 2 Length value can be greater than the minimum required or calculated value that makes it possible to have sufficient time to process reverse link packets in the host.
Turning two fields include turning length parameter specifies the number of bytes. Host enabled its MDDI_Data line driver to wait until at least the turn two during the round trip delay time. Host to enable its MDDI_Data line driver, so that they in turn two before the last bit is usually fully enabled, the client disables its output, so that they in turn two before the last bit is usually completely disabled. 2 field is intended to shift to or from the client sends a data packet transferred from the reverse of the remaining data amount field begins. Taking into account the different systems implementing the interface and the assigned safety margins limit the differences, it is possible that the host and client 2 none of the steering portions of the field period during MDDI_Data signals are driven to a logic zero level, such as host as shown in the line receiver. MDDI_Stb signals behave as MDDI_Data0 basically turning the entire period of 2 cycles at a logic 0 level. The above gives a description of the settings turned two....
Turning two fields include turning length parameter specifies the number of bytes. Host enabled its MDDI_Data line driver to wait until at least the turn two during the round trip delay time. Host to enable its MDDI_Data line driver, so that they in turn two before the last bit is usually fully enabled, the client disables its output, so that they in turn two before the last bit is usually completely disabled. 2 field is intended to shift to or from the client sends a data packet transferred from the reverse of the remaining data amount field begins. Taking into account the different systems implementing the interface and the assigned safety margins limit the differences, it is possible that the host and client 2 none of the steering portions of the field period during MDDI_Data signals are driven to a logic zero level, such as host as shown in the line receiver. MDDI_Stb signals behave as MDDI_Data0 basically turning the entire period of 2 cycles at a logic 0 level. The above gives a description of the settings turned two....
Zero 2 field contains a value is set equal to zero bytes (in the present embodiment is eight), which is set by these bits to logic 0 level to be achieved, and the field is used to ensure that the following host field started turning two line drivers, all MDDI_Data signals can be reached in a zero state sufficient time so that the client can use MDDI_Data0 and MDDI_Stb both began to recover clock.
F. ability grouping on client
As one embodiment, the Protocol Version field uses 2 bytes to specify the protocol used by the client version. The initial version is currently being set equal to 1, and with the new version of the produce, the initial release will change over time, as will be aware of it, and the minimum protocol version field uses two bytes to specify the client can use or interpretation The minimum protocol version. In this case, a value of 0 is valid. Data Rate Capability field (2 bytes) specifies the client on the forward link of the interface of each data can be received on the maximum data rate, and one million per second (Mbps) in the form specified. Interface Type capability field (1 byte) specifies the interface supported on the forward and reverse link type. Is set to "1" bit indicates that supports the specified interface, and set to "0" bit indicates that the specified type is not supported. Host and client should support at least the forward and reverse link type 1. No interface types supported adjacent ranges. For example, only supports interfaces Type 1 and Type 3 does not support Type 3 and Type 4 will be very effective. Does not need to forward and reverse links use the same interface type to run. However, when the link is waking from hibernation, the forward and reverse link should start running in the type 1 mode selected until the negotiation or other agreed mode, or the host and the client both agree to use other modes so far....
As one embodiment, the Protocol Version field uses 2 bytes to specify the protocol used by the client version. The initial version is currently being set equal to 1, and with the new version of the produce, the initial release will change over time, as will be aware of it, and the minimum protocol version field uses two bytes to specify the client can use or interpretation The minimum protocol version. In this case, a value of 0 is valid. Data Rate Capability field (2 bytes) specifies the client on the forward link of the interface of each data can be received on the maximum data rate, and one million per second (Mbps) in the form specified. Interface Type capability field (1 byte) specifies the interface supported on the forward and reverse link type. Is set to "1" bit indicates that supports the specified interface, and set to "0" bit indicates that the specified type is not supported. Host and client should support at least the forward and reverse link type 1. No interface types supported adjacent ranges. For example, only supports interfaces Type 1 and Type 3 does not support Type 3 and Type 4 will be very effective. Does not need to forward and reverse links use the same interface type to run. However, when the link is waking from hibernation, the forward and reverse link should start running in the type 1 mode selected until the negotiation or other agreed mode, or the host and the client both agree to use other modes so far....
Color capability field (1 byte) can be used to specify the color format of the display resolution according to the number of bits. If the display is monochrome format can not be used, then this value is set to zero. Bits 7 to 4 are reserved for future use, and thus set to zero. Bits 3 to 0 is defined can exist in each pixel the maximum number of gray levels. This four can specify a value for each pixel 1-15. If the value is zero, then the display does not support the monochrome format.
Color capability field (1 byte) can be used to specify the color format of the display resolution according to the number of bits. If the display is monochrome format can not be used, then this value is set to zero. Bits 7 to 4 are reserved for future use, and thus set to zero. Bits 3 to 0 is defined can exist in each pixel the maximum number of gray levels. This four can specify a value for each pixel 1-15. If the value is zero, then the display does not support the monochrome format....
Color capability field (1 byte) can be used to specify the color format of the display resolution according to the number of bits. If the display is monochrome format can not be used, then this value is set to zero. Bits 7 to 4 are reserved for future use, and thus set to zero. Bits 3 to 0 is defined can exist in each pixel the maximum number of gray levels. This four can specify a value for each pixel 1-15. If the value is zero, then the display does not support the monochrome format....
RGB capability field (2 bytes) specifies the format can follow the RGB bits of resolution. If the monitor can not use RGB format, then this value is equal to zero. RGB capability word comprises three separate unsigned value, wherein: in each pixel, bits 3-0 define the maximum number of blue, green bits 7-4 define the maximum number of digits, and the red bits 11-8 define the maximum number of digits. Currently, bit 14-12 are reserved for future use and is generally set to zero. Bit 15 is set to 1, indicates that the client can accept packed or unpacked format, RGB pixel data. If bit 15 is set to logic 0 level, which indicates that the client can only accept unpacked format RGB pixel data.
RGB capability field (2 bytes) specifies the format can follow the RGB bits of resolution. If the monitor can not use RGB format, then this value is equal to zero. RGB capability word comprises three separate unsigned value, wherein: in each pixel, bits 3-0 define the maximum number of blue, green bits 7-4 define the maximum number of digits, and the red bits 11-8 define the maximum number of digits. Currently, bit 14-12 are reserved for future use and is generally set to zero. Bit 15 is set to 1, indicates that the client can accept packed or unpacked format, RGB pixel data. If bit 15 is set to logic 0 level, which indicates that the client can only accept unpacked format RGB pixel data....
Client features the ability to use 4-byte indicator field, which contains a set of client machines used to indicate the specific features supported by a sign. Set to logic 1 level bit indicates the capability to support, and set to a logic zero level position that it will not support the capability. In one embodiment, the bit value of 0 indicates that the packet is transmitted with support blocks (packet type 71). Bits 1, 2 and 3 respectively indicate whether the bitmap area support padding packet (packet type 72), Bitmap Pattern Fill Packet (packet type 73) or the communication channel link data packet (packet type 74). Bit 4 of the value indicates whether the client has the ability to make one color transparent, while values ​​of bit 5 and 6, respectively, indicates that the client can accept video data or packed format, audio data, and the value of bit 7 indicates that the client can send from the camera reverse link the video stream. 8 bit value indicates whether the client is capable of receiving full line (full line) and ignoring the pixel data, such as video streaming packet attribute field pixel data specified by bit 5 of the display address, and the client can also use the pixel data attribute field Bit 15 detects the frame sync or end of video frame data....
Bit 11 and 12 respectively show the client is working with the pointing device and can send and receive communications device data packet instructions, communicate with the keyboard and still being able to send and receive data packets keyboard. 13-bit value indicates whether the client has the capacity to support the VCP feature grouping to set one or more audio or video parameters, such as VCP grouping characteristics: Request VCP feature grouping, VCP characteristic reply packet, set the VCP feature grouping, the request is valid parameters Grouping and effective parameter response packet. Bit 14 value indicates whether the client has the ability to write pixel data in the frame buffer line display. If the value of this bit is set to logic 1 level, then the display update bit (video stream packet attribute field pixel data bits 7 and 6) may be set to the value "01."...
Bit 11 and 12 respectively show the client is working with the pointing device and can send and receive communications device data packet instructions, communicate with the keyboard and still being able to send and receive data packets keyboard. 13-bit value indicates whether the client has the capacity to support the VCP feature grouping to set one or more audio or video parameters, such as VCP grouping characteristics: Request VCP feature grouping, VCP characteristic reply packet, set the VCP feature grouping, the request is valid parameters Grouping and effective parameter response packet. Bit 14 value indicates whether the client has the ability to write pixel data in the frame buffer line display. If the value of this bit is set to logic 1 level, then the display update bit (video stream packet attribute field pixel data bits 7 and 6) may be set to the value "01."...
17-bit values ​​indicate when clients have the ability to request a specific state in response to a packet, the value of bit 18 to indicate when the client has the ability in response to the reciprocating trip delay measurement packet, bit 19 values ​​indicate when clients have the ability to respond to positive deviation from calibration to link grouping.
The value of Bit 20 indicates when the client has the ability to monitor the power status of the packet in response.
21-bit values ​​indicate when clients have the ability to explain the specific status request packet, and use a list of valid state response packet to respond. As mentioned elsewhere, the client has the ability to show a list of valid state response packet valid parameter list field response returned another state.
Bit 22 indicates whether the client has the ability grouping in response to the register access. Bit 9 to 10 and bits 23-31 indicates that the current is reserved for future use, or as useful to the system designer selectable marker, and is usually set to zero.
Monitor video frame rate capability field (1 byte) Specifies the display of frames per second maximum video frame update capability. Slower host may choose to value specified in this field to update the rate of the image.
The audio buffer depth field (2 bytes) specifies the audio stream dedicated to the display of each of the elastic buffer depth.
Audio channel capability field (2 bytes) contains a flag to indicate that the client or client which connected device supports audio channels. Bit set to 1 indicates that the channel is supported, while the bit is set to zero indicates that the channel is not supported. The bit positions are assigned to different channels, for example, in one embodiment, the bit positions 0,1,2,3,4,5,6 or 7 respectively show left, front, left rear, right rear, front center, super subwoofer, surround left and surround right channels. Bits 8-14 is currently reserved for future use and is usually set to zero. In one embodiment, the bit 15 is used to indicate whether the client is enabled to provide the forward packet channel audio support. If this is the case, bit 15 is set to logic 1 level. However, if the audio channel as a positive result of grouping is enabled, the client can not disable the audio channel, or if the client does not support any audio capabilities, then this one is set to logic 0 level or value....
Audio channel capability field (2 bytes) contains a flag to indicate that the client or client which connected device supports audio channels. Bit set to 1 indicates that the channel is supported, while the bit is set to zero indicates that the channel is not supported. The bit positions are assigned to different channels, for example, in one embodiment, the bit positions 0,1,2,3,4,5,6 or 7 respectively show left, front, left rear, right rear, front center, super subwoofer, surround left and surround right channels. Bits 8-14 is currently reserved for future use and is usually set to zero. In one embodiment, the bit 15 is used to indicate whether the client is enabled to provide the forward packet channel audio support. If this is the case, bit 15 is set to logic 1 level. However, if the audio channel as a positive result of grouping is enabled, the client can not disable the audio channel, or if the client does not support any audio capabilities, then this one is set to logic 0 level or value....
A minimal frame rate field (2 bytes) Specifies the frames per second a minimal frame rate. The most kid reading display frame rate sufficient to maintain some of the sensor or the display indicates the device status refresh rate.
For the reverse link 2-byte field contains a microphone sampling rate capability flag is used to indicate the client device's microphone audio sample rate capability. For the purpose of using the MDDI, a client device microphone is configured to support at least a minimum rate of 8,000 samples per second. The bit positions for this field are assigned to different rates, for example, where the bit positions 0,1,2,3,4,5,6,7, and 8 are used to represent 8,000,16,000,24,000,32,000,40,000,48,000 , 11,025,22,050, and 44,100 samples per second (SPS), bits 9 to 15 are reserved for future use or as required for the optional rate, so they are currently set to '0 '. The bit value of one of these bits set to '1 'indicates that the particular sample rate is supported, and put this bit is set to '0' indicates that the sample rate is not supported. If the microphone is not connected, then the microphone capability bits per sample rate are set to zero....
Keyboard Data Format field (here a byte) Description Keyboard is connected to the client system and the connected keyboard type. In one embodiment, established by the bit values ​​of 6-0 are used to define the type of the connected keyboard. If the value is zero, the keyboard type is deemed unknown. When the value is 1, the keyboard data format is considered a standard PS-2 mode. Not currently in use within the range 2-125 values, these values ​​are retained for the system designer or interface Corporation (incorporator) or product developers to define the MDD interface or the appropriate client or host specific use with a keyboard or input device. Value of 126 is used to indicate a user-defined keyboard data format, and the value 127 is used to indicate that the client can not connect to the keyboard. In addition, bit 7 indicates whether the keyboard can be used to communicate with the client. This bit is used to indicate the intended use of the keyboard using a wireless communication link with the client's situation. If bit 6-0 show a client can not connect the keyboard, then bit 7 is set to 0 level. Therefore, for one embodiment, when the value of bit 7 is 0, the keyboard and client can not communicate, while if the value of bit 7 is 1, then the keyboard and client have confirmed that they can communicate with each other....
Pointing device data format field (this is a byte) describes pointing device is connected to the client system, and the instructions of the connected device type. In one embodiment, the bits 6-0 are used to define the value established by the type of device connected to the instructions. If the value is zero (0), it indicates that the device type is deemed unknown. When the value is 1, the pointing device data format is considered a standard PS-2 mode. Not currently in use within the range 2-125 values, these values ​​are retained for the system designer or interface Corporation (incorporator) or product developers to define the MDD interface or the appropriate client or host specific use with a pointing device or input device. Value of 126 is used to indicate a user-defined data formats pointing device, while a value of 127 is used to indicate that the client can not connect to the pointing device. In addition, bit 7 indicates whether the device can be used to indicate to communicate with the client. This bit is used to indicate the intended use of a pointing device using a wireless communication link with the client's situation. If bit 6-0 show indicates the device is not connected client, then bit 7 is set to 0 level. Therefore, for one embodiment, when the value of bit 7 is 0, the pointing device and client can not communicate, while if the value of bit 7 is 1, then the pointing device and client have confirmed that they can communicate with each other....
Pointing device data format field (this is a byte) describes pointing device is connected to the client system, and the instructions of the connected device type. In one embodiment, the bits 6-0 are used to define the value established by the type of device connected to the instructions. If the value is zero (0), it indicates that the device type is deemed unknown. When the value is 1, the pointing device data format is considered a standard PS-2 mode. Not currently in use within the range 2-125 values, these values ​​are retained for the system designer or interface Corporation (incorporator) or product developers to define the MDD interface or the appropriate client or host specific use with a pointing device or input device. Value of 126 is used to indicate a user-defined data formats pointing device, while a value of 127 is used to indicate that the client can not connect to the pointing device. In addition, bit 7 indicates whether the device can be used to indicate to communicate with the client. This bit is used to indicate the intended use of a pointing device using a wireless communication link with the client's situation. If bit 6-0 show indicates the device is not connected client, then bit 7 is set to 0 level. Therefore, for one embodiment, when the value of bit 7 is 0, the pointing device and client can not communicate, while if the value of bit 7 is 1, then the pointing device and client have confirmed that they can communicate with each other....
Manufacturer's Name field (this is 2 bytes), including the manufacturer's EISA3-character ID, and in accordance with the VESA EDID specification in the same way be packaged into three 5 - bit characters. Character "A" is represented as 00001 binary, the character "Z" is represented as 11010 binary, and all "A" and "Z" are all letters between that corresponding to the "A" and "Z" in alphabetical order of the sequence between the binary value. Name of the manufacturer of the most significant bit is not used, and is generally set to logic 0 until used for future realized. For example, the string "XYZ" means that manufacturers will have a value of 0x633a name of the manufacturer. If the client does not support this field, then it will be set to 0. Product code uses two bytes to include allocated by the monitor manufacturer's product code. If the client does not support this field, then the field will be set to 0....
Manufacturer's Name field (this is 2 bytes), including the manufacturer's EISA3-character ID, and in accordance with the VESA EDID specification in the same way be packaged into three 5 - bit characters. Character "A" is represented as 00001 binary, the character "Z" is represented as 11010 binary, and all "A" and "Z" are all letters between that corresponding to the "A" and "Z" in alphabetical order of the sequence between the binary value. Name of the manufacturer of the most significant bit is not used, and is generally set to logic 0 until used for future realized. For example, the string "XYZ" means that manufacturers will have a value of 0x633a name of the manufacturer. If the client does not support this field, then it will be set to 0. Product code uses two bytes to include allocated by the monitor manufacturer's product code. If the client does not support this field, then the field will be set to 0....
In this embodiment, the sequence number field is used to indicate that the monitor 4 bytes serial digital form. If the client does not support this field, then the field will be set to 0. Manufacturing Week field with a byte to define the display manufacturing week. If the client supports this field, the value in the 1-53 range. If the client does not support this field, then the field will be set to 0. Year of manufacture field is one byte, which defines the display of the year of manufacture. The value is the offset from 1990. This field indicates the year in the range 1991-2245. For example, the 2003 value of 13 corresponds to the year of manufacture. If the client does not support this field, then the field will be set to 0.
CRC% E5% AD% 97% E6% AE% B5 (% E8% BF% 99% E9% 87% 8C% E4% B8% BA2% E5% AD% 97% E8% 8A% 82)% E5% 8C% 85% E5% 90% AB% E5% 8C% 85% E6% 8B% AC% E5% 88% 86% E7% BB% 84% E9% 95% BF% E5% BA% A6% E5% 9C% A8% E5% 86% 85% E7% 9A% 84% E5% 88% 86% E7% BB% 84% E4% B8% AD% E6% 89% 80% E6% 9C% 89% E5% AD% 97% E8% 8A% 82% E7% 9A% 84% E4% B8% 80% E4% B8% AA16% E4% BD% 8D% E7% 9A% 84CRC% E5% 80% BC% E3% 80% 82
G. on client request and status packet
Reverse link request field (3 bytes) specifies the client in the next sub-frame on the reverse link message to the host sends the number of bytes required.
CRC Error Count field (1 byte) indicates that since the media have been available since the beginning of the frame number of CRC errors. Send subframe count of zero sub-frame header packet, CRC count is reset. If the actual number of CRC errors exceeds 255, then this value is usually saturated at 255.
Ability to change field uses a byte to indicate the ability to change the client. If the user is connected, such as a microphone, keyboard, or peripheral devices like monitor, or for other reasons, it may happen. When bit [7:0] is equal to 0, then since the transmission capacity of the last group of clients after the capacity has not changed. However, when Bits [7:0] is equal to 1 and 255, the capability has changed. Check the client ability grouping in order to determine the new display features.
Busy clients use two-byte field indicates that the client is performing a specific function, is not ready to accept the feature associated with other groupings. Set to a logic one level or value of the bit representation, the client is currently executing the particular function in the client-related features busy. If the client-related features in place, then this bit is set to logic 0. The client does not support all the features, the client should return the busy state (bit set to 1).
In one embodiment, these bytes are interpreted according to the following relationship: if bit 0 is "1", the bit block transfer function is busy, if bit 1 is "1", the bitmap area fill function is busy, if bit 2 is "1", the bitmap pattern fill feature busy. Present, bit 3 to 15 reserved for future use, if these bits are allocated in the future, it is usually set to a logical 1 level or state to indicate a busy state.
H. About bit block transfer packet
Window left coordinates X and Y values ​​fields are specified using two bytes to the upper left corner of the window to be moved in the X and Y coordinate values​​. Window Width and Height fields use 2 bytes are to be moved for explaining the width and height of the window. Window X and Y move move fields are specified using two bytes for each window, the horizontal and vertical movement of the number of pixels. Typically, these coordinates are configured such that, X is a positive value so that the window will move to the right, to the left let negative, the value of Y so that the window moves down, and negative values ​​move it up.
I. About bitmap area filling grouping
Window left coordinates X and Y values ​​for the fields are described using two bytes left to be filled window coordinates X and Y values​​. Window Width and Height fields (both 2 bytes) to be filled for explaining the width and height of the window. Video Data Format Descriptor field (2 bytes) specified pixel format of the value area fills. The format of the video stream in the same field in the same grouping. Pixel area fills value field (4 bytes) contains the fields to be filled in by the window specified in the pixel values. In the Video Data Format Descriptor field specifies the format of this pixel.
About bitmap pattern fills J. grouping
Window left coordinates X and Y values ​​to use two-byte fields are to be filled window to specify the upper-left corner coordinates of the X and Y values​​. Window Width and Height fields (both 2 bytes) to be filled for explaining the width and height of the window. Pattern width and height of the field pattern (both 2 bytes), respectively, for explaining the width and height of the fill pattern. Horizontal pattern offset field (2 bytes) specifies the specified window to be filled from the left edge of the horizontal offset of the pixel data pattern. This value is smaller than the pattern width specified value in the field. Vertical Pattern Offset field (2 bytes) specifies the specified window to be filled from the top edge of the vertical offset of the pixel data pattern. This value is smaller than the specified value in the Pattern Height field.
2 bytes of video data format descriptor field specifies the format of the pixel values ​​of area fills. Figure 11 illustrates the video data format descriptors are encoded. The format of the video stream in the same field in the same grouping.
Parameter CRC field (2 bytes) contains the video format from the packet length of the descriptor to all bytes of the CRC. If that fails the CRC check, the entire packet is discarded. Pattern pixel data field contains the original video information in video data formats for describing descriptor specifies the format of the fill pattern. Data is packaged as a byte, and the first pixel of each line will be byte aligned. The filling pattern data each transmission line. Pattern Pixel Data CRC field (2 bytes) contains only the pixel data of the pattern of the CRC. If this CRC fails the check, then the pattern pixel data to be used, but the CRC error count is incremented.
K. Communication Link Data Channel Packet
Parameter CRC field (2 bytes) contains the type of the packet from the packet length of all bytes of a 16 - bit CRC. If that fails the CRC check, the entire packet is discarded.
Communication Link Data field contains the communication channel from the original data. This data is transmitted only to the display of the computing device.
Communication Link Data CRC field (2 bytes) contains only the data of the communication link 16 - bit CRC. If this CRC fails the check, then the data is still using the communication link or is still useful, but the CRC error count is incremented.
L. enabled audio channels on the forward packet
Audio channel enable mask field (1 byte) contains a set of flags that indicate which audio channel will be enabled in the client. The bit is set to 1 to enable the corresponding channel, the bit is set to zero to disable the corresponding channel. Bit 0-5 were specified in the left front, right front, left rear, right rear, front center channel and subwoofer channel 0 to channel 5. Bit 7-6 are reserved for future use, and is usually set to zero.
M. audio sampling rate on the reverse grouping
Audio Sample Rate field (1 byte) specifies the digital audio sample rate. The value of this field is assigned to a different rate, which values ​​0,1,2,3,4,5,6,7 and 8, respectively, and used to indicate 8,000,16,000,24,000,32,000,40,000,48,000,11,025,22,050 44,100 samples per second (SPS), values ​​9-254 are reserved for the optional rate needed to use, so they are currently set to '0 '. 255 is used to disable the reverse link audio stream.
Sample Format field (1 byte) specifies the format of the digital audio samples. When bit [1:0] is equal to '0 ', the digital audio samples are in linear format, when they are equal to 1, the digital audio samples are in μ-Law format, and when they are equal to 2, the digital audio samples are A-legal format. Bit [7:2] are reserved to be used alternatively according to the specified audio format, and is usually set to zero.
N. packet overhead on digital content protection
Content Protection type field (1 byte) specifies the use of digital content protection methods. The value '0 'indicates that the Digital Transmission Content Protection (DTCP), while a value of 1 indicates that the High-bandwidth Digital Content Protection System (HDCP). 2-255 range of values ​​currently specified, but was retained in order according to need for the optional protection programs. Content Protection overhead message field is contained in the host and client messages sent between content protection of variable length fields.
O. enable grouping on transparent colors
Enable transparent color field (1 byte) specifies the color mode to enable or disable the transparent case. If bit 0 is equal to 0, then the transparent color mode is disabled, if equal to 1, then the transparent color mode is enabled and the transparent color specified by the following two parameters. The Byte Bits 1 to 7 are reserved for future use and is typically set to zero.
Video Data Format Descriptor field (2 bytes) specified pixel format of the value area fills. Figure 11 illustrates the video data format descriptors are encoded. The format is usually grouped with the video stream in the same field the same.
Pixel area filling value field uses 4 bytes allocated to be filled into the specified window above the pixel values​​. In the Video Data Format Descriptor field specifies the format of the pixel.
P. on the round trip delay measurement packet
2-byte packet length field specifies the packet length field is not included in the total number of bytes of the packet, and in one embodiment selected fixed length 159. 2-byte packet type field with a value of 82 identifies the packet type, it will be a group identified as the round trip delay measurement packet. As before, hClient ID field is reserved for future as a Client ID, and is usually set to 0.
In one embodiment, the parameters CRC field (2 bytes) contains the type of the packet from the packet length of 16 bytes of all - bit CRC. If that fails the CRC check, the entire packet is discarded.
Protection time a field (here is 64 bytes) is used to allow the client to the MDDI_Data line driver in the host line driver is disabled previously been enabled. The guard time a bit 0 of the period, the client is enabled MDDI_Data line driver, and the host disable its line driver in order to protect one of the last bit of time before the line driver is completely disabled. During the guard time a host and client are not disabled when they drive their logic zero level. Another object of this field is to ensure that: the line driver is disabled before the host, all MDDI_Data signal is at a logic zero level of sufficient time to allow the client to begin using only MDDI_Stb recovered clock or the clock signal
Measurement Period field is a 64 byte window used to allow clients to use half of the forward link data rate using the 0xff, 0xff, and 30 bytes of 0x0 to respond. This data rate corresponds to the reverse link rate divisor is 1. If they find that the client is in measurement cycle is started, it immediately returns the response. Section A of the measurement cycle after the start of the host at precisely the round trip delay of the link plus logic delay in the client moment, the host receives the response from the client.
Zero a field (2 bytes) contains more zeros to allow the host and the client's MDDI_Data line driver overlap, thereby MDDI_Data always be driven. Host the guard time 2 bit 0 is enabled during MDDI_Data, while the client at the end of the measurement cycle in accordance with its practice, will also be driven to a logic 0 signal level.
Protection time two fields (64 bytes) The values ​​in the round trip delay measurement cycle can be measured at the maximum, allowed by the client-driven measurement cycle overlap. Client protection time 2 bit 0 is disabled during its line driver, the host at the end of a guard time two active immediately after its line driver. During the guard time 2, both the host and client is not disabled when they in their drive logic 0 level. Another object of this field is to ensure that all MDDI_Data signal is at a logic 0 level up enough time to allow the client to enable the host's line drive, use MDDI_Data0 and MDDI_Stb began to recover the clock signal.
Q. About the forward link packet calibration deviation
In one embodiment, the parameters CRC field (2 bytes) contains the type of the packet from the packet length of 16 bytes of all - bit CRC. If that fails the CRC check, the entire packet is discarded.
Zero a field uses 8 bytes to ensure the calibration data sequence field will be presented beginning at MDDI_Stb change. Typically, these bytes are used for 8-bit equivalent unsigned integer. But also for the client core logic to provide sufficient time to the clock recovery circuit pattern from the use of the MDDI_Stb XOR MDDI_0 changed to simply use MDDI_Stb or MDDI_Stb signal as the recovered clock.
Calibration Data Sequence field contains the data sequence, so that MDDI_Data signals for each data cycle inversion. Calibration Data Sequence field length depends on the interface used on the uplink. Calibration data in the process sequence, the MDDI host controller all MDDI_Data signals are set equal to the strobe signal. Sequence field calibration data received by the client monitor when the client clock recovery circuit should only use MDDI_Stb instead MDDI_Stb XOR with MDDI_Data0 to recover the data clock. According to the calibration data signal sequence field MDDI_Stb exact beginning phase, send the packet based on the type of interface is being used, the calibration data sequence will usually be one of the following situations:
Type 1 - (64-byte data sequence) 0xaa, 0xaa ...... or 0x55, 0x55 ......
Types 2 - (128 bytes of data sequence) 0xcc, 0xcc ...... or 0x33, 0x33 ......
Type 3 - (256-byte data sequence) 0xf0, 0xf0 ...... or 0x0f, 0x0f ......
Type 4 - (512 byte data sequence) 0xff, 0x00, 0xff, 0x00 ...... or 0x00, 0xff, 0x00, 0xff ......
Figure 62A and 62B, respectively, shown in Type 1 and Type 2 interface possible MDDI_Data and MDDI_Stb waveforms instance.
XX. Conclusion
Although the invention has been described various embodiments, it should be understood that, just by way of example to give them, and not restrictive. Thus, the breadth and scope of the invention should not be subject to any restrictions exemplary embodiments, but only according to the following claims and their equivalents be limited.

Claims (19)

  1. A method for a host device via a communication path between the client device and a high rate in order to transmit digital data presented to the user, the method comprising:
    Generating a plurality of pre-defined packet structure of one or more, and these structures are linked together to form a group of predefined communication protocol;
    Using the communication protocol, via said communication path, said host and said client devices to transfer data, digital control and pre-rendered set;
    Through said communication path, will reside in the host device in at least one host link controller coupled to said client device, said host link controller is configured to generate, transmit and to receive said communication is formed protocol packet, and the rendering of the digital data is formed of one or more types of data packets;
    Using the host link controller, via the communication path to transmit data in packets; and
    Monitor power status grouped to generate a specific client hardware is set to low power state.
  2. (2) as claimed in claim 1, further comprising:
    Used in the packet in the transmission between the host and client media are grouped together into the frame, said medium having a predefined fixed frame length, and a predetermined number of said packets have different and variable length.
  3. 3 as claimed in claim 1, further comprising:
    The use of sub-frame header type grouping, start sending packets from the host.
  4. 4 as claimed in claim 1, further comprising:
    Through at least one client link controller, generation, transmission, and receiving packets forming said communications protocol, the client link controller residing in said communication path through said host device coupled to said client device medium.
  5. 5 as claimed in claim 4, further comprising:
    Said host and client negotiate between the drive links in each direction using a plurality of transfer modes, each transmission mode are allowed within a given time period different from the maximum number of parallel transmission of data bits; and
    During the transmission of data in said plurality of transfer modes dynamically adjusted.
  6. As claimed in claim 1, further comprising:
    Used by the host to the client type of packets close the link to terminate any of the communication path along a direction of data transmission.
  7. As claimed in claim 1, further comprising:
    Through communication with the client, the host will wake up from hibernation.
  8. 8 for the host device via the communication path between client devices and high-speed transmission of digital data to be presented to the user, comprising:
    At least one host link controller disposed in said host device for generating a plurality of pre-defined packet structure of one or more, and these structures are linked together to form a group of predefined communication protocols, and using the communication protocol for the communication path via said host and said client device transmitted between the digital control and a preselected set of presentation data;
    At least one client link controller, which is provided on said client apparatus, and through the communication path coupled to said host link controller; and
    Each link controller is configured to generate, transmit and to receive packets forming said communications protocol, and to form digital presentation data into one or more types of data packets,
    Wherein said host link controller is further configured to generate a display power state packet to a specific display controller hardware is set to a low power state.
  9. (10) as claimed in claim 8, wherein said host link controller using a state machine.
  10. A process as claimed in claim 8, wherein said host link controller comprises a general purpose signal processor.
  11. As claimed in claim 8, wherein the use of the type of the sub-frame header packet, which is located from said host at the beginning of a packet transmission.
  12. 12 as claimed in claim 8, wherein said host link controller comprises one or more differential line drivers; and wherein the client device comprises a receiver coupled to said communication path to one or more differential line receiver.
  13. 13 as claimed in claim 8, wherein said host link controller and client link controllers are configured in each direction using a plurality of transfer modes, each of the transfer modes allow the within a given time period different from the maximum number of parallel transmission of data bits; and capable of transferring data between said plurality of transfer modes dynamically adjusted.
  14. As claimed in claim 8, wherein said host link controller is configured to the client device off type packet transmission link, to terminate the communication path in one direction along any data transfer.
  15. 15 A method for a host device via a communication path between the client device and a high rate in order to transmit digital data presented to the user, comprising:
    For generating a plurality of pre-defined packet structure of one or more, and these structures are linked together to form a group of predefined communication protocol modules;
    Using the communication protocol for the communication path via said host and said client device transmitted between the digital control and presentation data for a preselected set of module;
    The communication path through said at least two link controller modules coupled together in said host computer and the client have such a module, and which are configured to generate, transmit and to receive form the communication protocol packet, and the digital presentation data is formed of one or more types of data packets;
    Using said link controller via the communication path to transmit data packets in the form of a module; and
    Display power state for generating a packet to a specific hardware set to low power state of the module.
  16. 16 as claimed in claim 15, further comprising means for using the sub-frame header type packet having a packet transmitted from the host module.
  17. As claimed in claim 15, further comprising the host link controller to the display capability information of the client request, to determine by the client to the host device and the interface between the client device supports what data type and data rate of the module.
  18. 18 A method for a host device via a communication path between client devices and high-speed digital data transmission method comprising:
    Generating a plurality of pre-defined packet structure of one or more, and these structures are linked together to form a group of predefined communication protocol;
    The digital presentation data is formed of one or more types of data packets;
    Using the communication protocol via the communication path in said host and said client device transmitted between the digital control and a preselected set of presentation data;
    Via the communication path to transmit data in packets; and
    Monitor power status grouped to generate a specific client hardware is set to low power state.
  19. 19 A method for a host device via a communication path between client devices and high-speed digital data transmission apparatus, comprising:
    For generating a plurality of pre-defined packet structure of one or more, and these structures are linked together to form a group of predefined communication protocol modules;
    Is used to render the digital data is formed of one or more types of data packets of the module;
    Using the communication protocol for the communication path via said host and said client device transmitted between the digital control and presentation data for a preselected set of module;
    Via the communication path for the packet data transmitted in the form of modules; and
    Display power state for generating a packet to a specific client hardware set to low power state of the module.
CN2005800147541A 2004-03-10 2005-03-10 High data rate interface with improved chain circuit synchrony Expired - Fee Related CN1951084B (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US55217604P 2004-03-10 2004-03-10
US60/552,176 2004-03-10
US55430904P 2004-03-17 2004-03-17
US60/554,309 2004-03-17
PCT/US2005/008073 WO2005088939A1 (en) 2004-03-10 2005-03-10 High data rate interface apparatus and method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN2010101586430A Division CN101827103B (en) 2004-03-10 2005-03-10 High data rate interface apparatus and method

Publications (2)

Publication Number Publication Date
CN1951084A CN1951084A (en) 2007-04-18
CN1951084B true CN1951084B (en) 2011-06-29

Family

ID=38019434

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2005800147541A Expired - Fee Related CN1951084B (en) 2004-03-10 2005-03-10 High data rate interface with improved chain circuit synchrony

Country Status (3)

Country Link
CN (1) CN1951084B (en)
TW (1) TWI372533B (en)
ZA (1) ZA200608101B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8667144B2 (en) * 2007-07-25 2014-03-04 Qualcomm Incorporated Wireless architecture for traditional wire based protocol
EP2182770B1 (en) * 2008-11-04 2011-09-21 HTC Corporation Method for improving uplink transmission in a wireless communication system
CN102098453A (en) * 2010-12-13 2011-06-15 广东威创视讯科技股份有限公司 Video streaming control system of multi-screen processor cascading extended system
CN110365566B (en) * 2019-06-26 2022-04-01 成都夸克光电技术有限公司 Self-adaptive matching method for high-speed data communication bus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1376960A (en) * 2002-04-27 2002-10-30 西安交通大学 Interface controller for high-speed video processing and its design method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1376960A (en) * 2002-04-27 2002-10-30 西安交通大学 Interface controller for high-speed video processing and its design method

Also Published As

Publication number Publication date
ZA200608101B (en) 2010-01-27
TW200610306A (en) 2006-03-16
TWI372533B (en) 2012-09-11
CN1951084A (en) 2007-04-18

Similar Documents

Publication Publication Date Title
JP6138860B2 (en) Signal interface for higher data rates
CA2538308C (en) High data rate interface
EP2247066B1 (en) High data rate interface with improved link control
US8669988B2 (en) High data rate interface apparatus and method
EP2247071B1 (en) High data rate interface with improved link synchronization
EP1978692B1 (en) High data rate interface apparatus and method
US8705521B2 (en) High data rate interface apparatus and method
EP2244437B1 (en) High data rate interface
CA2560744C (en) High data rate interface apparatus and method
CN101827074B (en) High data rate interface
US20060034301A1 (en) High data rate interface apparatus and method
CN1951084B (en) High data rate interface with improved chain circuit synchrony

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1105255

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1105255

Country of ref document: HK

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110629

Termination date: 20210310