CN1930544A - Droop amplifier circuit for a dc-dc converter - Google Patents

Droop amplifier circuit for a dc-dc converter Download PDF

Info

Publication number
CN1930544A
CN1930544A CN 200580007693 CN200580007693A CN1930544A CN 1930544 A CN1930544 A CN 1930544A CN 200580007693 CN200580007693 CN 200580007693 CN 200580007693 A CN200580007693 A CN 200580007693A CN 1930544 A CN1930544 A CN 1930544A
Authority
CN
China
Prior art keywords
amplifier
output
inverting input
resistor
node
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200580007693
Other languages
Chinese (zh)
Other versions
CN100403226C (en
Inventor
汤玛斯A·裘川
约翰S·克莱恩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intersil Corp
Original Assignee
Intersil Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intersil Inc filed Critical Intersil Inc
Publication of CN1930544A publication Critical patent/CN1930544A/en
Application granted granted Critical
Publication of CN100403226C publication Critical patent/CN100403226C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

A droop amplifier circuit for a DC-DC regulator including an amplifier, at least one first resistive device, a second resistive device, a third resistive device, and a first capacitive device. Each first resistive device is coupled between an output inductor (phase node or current sense node) and the amplifier's non-inverting input. The first capacitive device is coupled between the regulator output and the amplifier's output. The second resistive device is coupled between the regulator output and the amplifier's inverting input. The third resistive device is coupled between the amplifier's inverting input and output. A second capacitive device may be coupled between the regulator output and the amplifier's non-inverting input. A fourth resistive device may be coupled in parallel with the second capacitive device. A relatively small, simple and low performing amplifier is sufficient. Circuit area and power are reduced, and low input offset voltage is more easily achieved.

Description

The droop amplifier circuit that is used for DC-DC converter
The mutual reference of related application
The application's case requires the right of priority in No. the 60/552nd, 659, the U.S. Provisional Application of on March 11st, 2004 application, merges with reference to its whole intentions and purpose at this.
Technical field
The invention relates to droop amplifier (droop amplifier), and particularly relevant for allowing the droop amplifier circuit that uses relatively low usefulness, simple amplifier block.
Background technology
In the dc-dc adjuster of some pattern, (perhaps " decay ") is to be proportional to its load current to the minimizing of desired output voltage.Typically provide and dispose a kind of attenuator circuit, in order to the sensing output parameter relevant with load current, and by providing corresponding evanescent voltage in order to control its damping capacity.Can come the specification of specified attenuation amount by the manufacturer of the load of the power that receives the dc-dc adjuster.The manufacturer of microprocessor specifies the specification of source voltage quasi position typically at the accurate position of the various different loads between low or no-load and the full load condition.For example, when microprocessor reaches the accurate position of predetermined high capacity, just specify the specification of source voltage to decay to the voltage quasi position (and therebetween decay usually just making a gesture of measuring) of predetermined dimension.
Traditional droop amplifier circuit comprises operational amplifier or its homologue with several deficiencies.Amplifier is to be required to become the high-speed assembly that can produce high speed electric current output (di/dt) and quick output voltage response (dv/dt).Multiphase DC to each phase node of direct current transducer has extensive and voltage transition fast, and it can reflex to the inverting input of droop amplifier via corresponding resistor.Corresponding to each transformation like this of each phase node, the output terminal of droop amplifier just must transmit a large amount of electric currents very apace via feedback condenser, use the usefulness of keeping its feedback.Therefore, amplifier must can transmit very high di/dt on its output terminal.Output voltage equally also can present voltage transition fast corresponding to load condition.For example, corresponding to the load current extensive or unexpected increase in accurate position, its output voltage is moment ground decay almost.The output terminal of traditional droop amplifier must respond so as soon as possible, and output voltage changes.Therefore, the essential quick voltage that produces of the output terminal of amplifier changes (dv/dt), uses and keeps its evanescent voltage.
Expectation provides the droop amplifier circuit of a kind of abundant mitigation droop amplifier requirement.
Summary of the invention
According to one embodiment of the invention, it provides a kind of droop amplifier circuit that is used for the dc-dc adjuster, and wherein this droop amplifier circuit is to comprise amplifier, at least one first resistive device, second resistive device, the 3rd resistive device and first capacitive component.This dc-dc adjuster be comprise at least one be connected in the output inductor between corresponding phase node and the output terminal.Each first resistive device is connected between corresponding output inductor of institute and the amplifier's non-inverting.First capacitive component is connected between the output terminal of dc-dc regulator output and amplifier.Second resistive device is connected between dc-dc regulator output and the amplifier's inverting input.The 3rd resistive device is connected between amplifier's inverting input and the output terminal.
Model's droop amplifier circuit allows the relaxed requirements of amplifier.Its amplifier can be a kind of lower powered amplifier.On its output terminal, can present relatively low di/dt and dv/dt response.It can be a kind of transconcluctance amplifier that under high frequency, has high output impedance.Generally speaking, for realizing the result of expectation, less relatively, the simple and low amplifier of carrying out is fully enough.Thereby reduce circuit area and power.Compared to the required amplifier of traditional droop amplifier circuit, realize the low input offset voltage of amplifier more simply.
In one embodiment, each first resistive device is connected to the corresponding phase node of DC-DC converter institute.Under this situation, provide second capacitive component in order to implement being connected between dc-dc adjuster output terminal and the amplifier non-inverting input.The 4th resistive device can be connected in parallel with second capacitive component.
In another embodiment, the dc-dc adjuster comprises the current-sense resistor that is connected between each output inductor and the dc-dc adjuster output terminal.Under this situation, each first resistive device is connected to the corresponding current sense node of institute.Same is to provide the 4th resistive device in order to be engaged in the connection between dc-dc adjuster output terminal and the amplifier non-inverting input.
Multiphase DC to direct current transducer according to the embodiment of the invention comprises many commutation circuits, control logic circuit and attenuator circuit.Based on corresponding pwm signal, via corresponding phase node, each switch switching circuit can be engaged in switching behavior by corresponding output inductor, uses and develop output voltage on output node.Control logic circuit can be monitored this output voltage and in order to develop the evanescent voltage that pwm signal.Its attenuator circuit comprises in order to develop the amplifier that evanescent voltage, a plurality of first resistor, the second and the 3rd resistor and first capacitor with respect to output node.Each first resistor is connected between corresponding output inductor of institute and the amplifier's non-inverting.First capacitor is connected between the output terminal of output node and amplifier.Second resistor is connected between output node and the amplifier's inverting input.The 3rd resistor is connected between amplifier's inverting input and the output terminal.
In one embodiment, each first resistor can be connected to the corresponding phase node of institute.Under situation so, second capacitor is connected between output node and the amplifier's non-inverting.The 4th resistor can be contained in and be connected in parallel with second capacitor.
In alternative embodiment, multiphase DC to direct current transducer comprises several current-sense resistor, and each all is connected between corresponding output inductor of institute and the output node.Under situation so, each first resistor can be connected to the corresponding current sense node of institute, rather than the phase node.Again and, the 4th resistor can be set, and will be connected to output node and amplifier's non-inverting.
Load with output voltage attenuation requirement can be connected to output node.In customized configuration, this load is a microprocessor.
Description of drawings
With reference to embodiment and accompanying drawing, can more understand benefit of the present invention, characteristics and advantage, in accompanying drawing:
Fig. 1 is the simplification circuit and the calcspar of multi-phase and step-down pattern pulse bandwidth modulation (PWM) dc-dc adjuster 100 according to an embodiment of the invention;
Fig. 2 is the synoptic diagram of traditional droop amplifier circuit of realizing according to prior art;
Fig. 3 is the synoptic diagram of the droop amplifier circuit that exemplary embodiments realized according to the present invention, and this can be used for serving as the attenuator circuit of Fig. 1;
Fig. 4 is the synoptic diagram of the droop amplifier circuit that another exemplary embodiments realized according to the present invention, and this equally also can be used for serving as the attenuator circuit of Fig. 1;
Fig. 5 is for to be the synoptic diagram of the droop amplifier circuit that another exemplary embodiments realized according to the present invention, and this equally also can be used for serving as the attenuator circuit of Fig. 1;
Fig. 6 is connected to the alternative of output node for the droop amplifier resistive of setting forth Fig. 3 and 4
The embodiment synoptic diagram; And
Fig. 7 is for setting forth the alternate embodiments synoptic diagram that the droop amplifier resistive of Fig. 5 is connected to output node.
The primary clustering symbol description
100 multi-phase and step-down pattern pulse bandwidths modulation dc-dc adjuster
101 PWM controller or control logic circuits
105 load reservoir capacitor
107 loads
109 attenuator circuits
200 droop amplifier circuits
300 droop amplifier circuits
400 droop amplifier circuits
500 droop amplifier circuits
601 nodes
603 nodes
PH1-PHN phase node
R1, R2 ..., the RN resistor
The A2 amplifier
The RA resistor
The CA capacitor
The RB feedback resistor
The CB capacitor
Embodiment
The following description is proposed so that cause and have the knack of this operator and be engaged in and use the present invention, as what in the environment of special applications and its demand, provided.Yet for haveing the knack of this operator, the various modification of preferred embodiment is significantly, and can be applied to other embodiment in this defined general principle.Therefore, do not expect that the present invention can be subject in this shown and illustrated specific embodiments, and should be with category is consistent the most widely in principle that this disclosed and features of novelty.
Fig. 1 is simplification circuit and calcspar according to multi-phase and step-down pattern pulse bandwidth modulation (PWM) dc-dc adjuster 100 that one embodiment of the invention realized.Adjuster 100 comprises a PWM controller or control logic circuit 101, its provide the numeral " N " pwm signal PWM1, PWM2 ..., PWMN form an adjuster 100N channel indivedual N gate drivers GD1, GD2 ..., GDN.Numeral N is any positive integer greater than.With regard to first channel, provide the PWM1 signal to give gate drivers GD1, this controls the conducting of the electric power changeover module of a pair of electronic type or switch Q11 and Q12 and ends.Specifically, gate drivers GD1 can produce supply top (perhaps high side), and switch Q11 control end (for example, grid) upper gate switching signal UG1, and produce the bottom grid switching signal LG1 that supplies with bottom (perhaps downside) switch Q12 control end (for example, grid).
Shown in particular arrangement in, switch Q11 and Q12 are described as the field effect transistor (MOSFETs) of N-channel metal-oxide semiconductor, its drain-source current path is connected in series between a pair of power supply network network (for example, VIN and ground connection (GND)).The electronic type changeover module of other pattern is expected.The drain of switch Q11 is connected to VIN, and its source electrode then is connected to the source electrode of switch Q12 on phase node PH1.Phase node PH1 is connected to an output inductor L1 end points wherein, and its another end points then is connected to the common output node VOUT that develops output signal VOUT.Unless indicate with different modes, otherwise node and the signal that developed thereof are called with identical title at this.
The mode that is same as first channel with essence disposes the remaining channel 2-N of adjuster 100.PWM2 (or PWMN) signal is supplied with gate drivers GD2 (or GDN), and it then can provide signal UG2 and LG2 (or UGN and LGN), uses switch Q21 and Q22 (or QN1 and QN2) that driving links together on phase node PH2 (or PHN).Phase node PH2 (or PHN) is connected to VOUT via output inductor L2 (or LN).The VOUT node is connected to load reservoir capacitor 105, and is connected to load 107, this two all be referred to the power supply network network (for example, GND).Load 107 is the circuit or the logical circuit of any pattern, such as microprocessor (μ P) or its homologue.With the VOUT signal feedback to control circuit 101 and attenuator circuit 109.Attenuator circuit 109 can develop and an evanescent voltage VDROOP that will feed back to control logic circuit 101.Heterogeneous or the channel of adjuster 100 is connected in parallel together, uses and develops the VOU signal.Alternately actuate the switch of each channel, use and develop VOUT, and each phase node PH1-PHN can present extensive and transformation fast.For heterogeneous adjuster 100, each channel comprises the phase node and the output inductor of separation.
Contain in the dc-dc adjuster of dc-dc adjuster 100 patterns at some, output voltage VO UT need be proportional to load current and descend (perhaps " decay ").Dispose attenuator circuit 109 in order to the sensing output parameter relevant with load current, and in order to control the damping capacity of VOUT.Under situation so, attenuator circuit 100 is connected to current sense (CS) node that each channel is shown as the CSN signal jointly, and develops and VDROOP, uses corresponding to load condition control output voltage VOUT's " decay " or reduction.In certain embodiments, will further specify as following, decide although look closely particular arrangement, other sense position is expected, yet the CSN signal is the PH1-PHN signal.Can specify its damping capacity specification by one or more manufacturer that receives from the load component of adjuster 100 electric power.For example, adjuster 100 produces the VOUT signal on can be in specified specification, such as the voltage quasi position of 1 volt (V), and using in no-load or low carrying provides source voltage to give microprocessor under the state, such as drawing 10 amperes (A) or littler.Specify the specification of VOUT signal by the manufacturer of microprocessor, use when microprocessor reaches the accurate position of predetermined high capacity, can be to the voltage quasi position (and just the making a gesture of measuring in the middle of it of decaying usually) of predetermined dimension.As an example wherein, when the accurate position of the high load currents of microprocessor drains 50A, can specify the VOUT specification to drop to 0.9V.Under various load condition, be intended to the damping capacity of the specified specification of attenuator circuit 109 controls.
Fig. 2 is the circuit diagram of traditional droop amplifier circuit 200 of realizing according to prior art.Traditional droop amplifier circuit 200 of being set forth is embodied as the N-channel conditions with N phase node PH1-PHN, rather than uses attenuator circuit 109 to realize traditional damped system.Respectively via the corresponding resistor R 1 of institute, R2 ..., RN is connected to phase node PH1-PHN the inverting input of amplifier A1.Amplifier A1 typically is a kind of operational amplifier or its homologue.Feedback condenser C is connected between the inverting input and output terminal of amplifier A1, and VOUT then is connected to the non-inverting input of amplifier A1.In this example of simplifying, the output terminal of amplifier A1 can provide the VDROOP signal of positive polarity (+), and VOUT then can provide the VDROOP of negative polarity (-).
Traditional droop amplifier circuit 200 has several shortcomings, and is particularly relevant with amplifier A1.Amplifier A1 need be a kind of high-speed assembly that can produce high speed electric current output (di/dt) and quick output voltage response (dv/dt).Each phase node PH1-PHN have extensive and fast via institute accordingly resistor R 1-RN reflex to the voltage transition of amplifier A1 inverting input.Each so changes corresponding to the phase node, and the output terminal of amplifier A1 just must transmit a large amount of electric currents very apace via feedback condenser C, uses and keeps its feedback.Therefore, amplifier A1 must can transmit very high di/dt on output terminal.VOUT equally also can be corresponding to the state of load and is presented voltage transition fast.For example, corresponding to extensive and unexpected the increasing of load power consumption, VOUT just almost descends to moment, such as with regard to accurate incident step grade signal at once of load current, from 1V to 0.9V.The output terminal of amplifier A1 must be as soon as possible at the transformation of VOUT and respond.Therefore, the essential voltage transition (dv/dt) that produces of the output terminal of amplifier is used and is kept its feedback, keeps VDROOP on approximately identical accurate position such as using.
The circuit diagram of the droop amplifier circuit 300 that Fig. 3 is realized for an exemplary embodiments according to the present invention.Among the model embodiment therein, 300 weeks of droop amplifier circuit are served as attenuator circuit 109.Under this situation, phase node PH1-PHN respectively via the corresponding resistor R 1 of institute, R2 ..., RN is connected to the non-inverting input of amplifier A2.Amplifier A2 typically is a kind of transconcluctance amplifier or its homologue that has high output impedance under high frequency.VOUT is connected to the inverting input of amplifier A2 via resistor R A.Alternately, node VOUT ' is used for being connected to output node, and it is illustrated in down further.Capacitor CA is connected between the non-inverting input and VOUT of amplifier A2.Feedback resistor RB is connected between the inverting input and output terminal of amplifier A2.Capacitor CB is connected between the output terminal of VOUT and amplifier A2.The output terminal of amplifier A2 provides the VDROOP signal of positive polarity (+), and VOUT then provides the VDROOP of negative polarity (-).
Combination by input resistor R1-RN on the amplifier A2 non-inverting input and capacitor CA relaxes the extensive and transformation fast of phase node PH1-PHN.Therefore, amplifier A2 need not cause essence to reduce the demand of di/dt in response to the transformation of fast current.Amplifier A2 has high output impedance under high frequency.Capacitor CB can be connected to the rapid edge of VOUT the output terminal of amplifier A2, causes amplifier A2 need not produce quick voltage on its output terminal and changes.Therefore, the dv/dt demand on the amplifier A2 output terminal just can reduce substantially.In mode so, droop amplifier circuit 300 does not need fast amplifier, causes less relatively, the simple and low amplifier of carrying out to realize required result fully.Circuit area and power are just thereby reduce.Compared to the amplifier A1 of traditional droop amplifier circuit 100, realize the low input offset voltage of amplifier A2 more simply.
Fig. 4 is the circuit diagram of the droop amplifier circuit 400 that another model embodiment is realized according to the present invention, and it equally also can be used for serving as attenuator circuit 109.Droop amplifier circuit 400 is substantially similar in appearance to droop amplifier circuit 300, and wherein similar assembly is assumed to be identical reference number, and extra resistor R C is connected between the non-inverting input of VOUT (VOUT ') and amplifier A2.
Fig. 5 is the circuit diagram of the droop amplifier circuit 500 that another model embodiment is realized according to the present invention.It equally also can be used for serving as attenuator circuit 109.Droop amplifier circuit 500 is substantially similar in appearance to droop amplifier circuit 400, and wherein similar assembly is assumed to be identical reference number, and wherein capacitor CA is removed.Under situation so, adjuster 100 comprises extra sense resistor RS1-RSN, is connected between other output inductor L-LN and the VOUT, and is as directed.Sense resistor RS1-RSN is the unusual resistor of fractional value, such as 10 milliohms (m Ω) progression or its similar person.Resistor R 1-RN is connected to the face that connects between output inductor L1-LN and the corresponding sensing resistor R S1-RSN of institute, and the face that connects wherein can form CSN node or signal.Resistor R 1-RN is the resistor of relative high value, such as 10 kilohms of (k Ω) progression or its similar person.For some manufacturer, droop amplifier circuit 500 is what be suitable for, wherein includes sense resistor RS1-RSN and thinks the usefulness of senses flow through the load current of inductor L1-LN.This causes resistor R 1-RN to be connected to indirect face between output inductor and the sense resistor.Because VOUT (the perhaps VOUT ') transformation of signal is significantly less than the transformation of phase node, so capacitor CA can ignore.Yet, on the output terminal of amplifier, still provide CB.
Fig. 6 forms alternative VOUT ' node for setting forth in order to 300 and 400 droop amplifier resistive is connected to the circuit diagram of output node alternate embodiments.Show that each output inductor L1-LN is connected between institute's node corresponding 601 and 603, the contact that each will be soldered to below printed circuit board (PCB) (PCB) to position or indivedual output inductor of all expression reality.Each node 601 is connected to one of them person of other phase node PH1-PHN, and node 603 then jointly is connected to VOUT.As illustrated before, phase node PH1-PHN can be connected to the non-inverting input of amplifier A2 via individual other resistor R 1-RN.As shown, each resistor R 1-RN all be connected to a corresponding node 601 wherein, the output inductor accordingly in order to be connected to.Since each phase node with and the corresponding output inductor of institute between mobile electric current higher relatively, such as at tens of amperes progression, therefore, resistor R 1-RN just can reduce error to the connection of ad-hoc location, and the corresponding output inductor of institute then can be soldered to PCB on its position.Resistor R 1-RN is the resistor of relative high value, such as progression or its similar person at 10k Ω, as illustrated before.
Each all has an end points that is connected to corresponding one of them the output inductor L1-LN institute respective nodes 603 of institute another group resistance R V1-RVN, and connects another end points in order to formation VOUT ' node.In this alternate embodiments, VOUT ' node alternatively is connected to the face that connects between capacitor CA and the resistor R A, itself and form the negative voltage reference of VDROOP, but not VOUT.Resistor R V1-RVN can reduce or eliminate any error that VDROOP is developed out by the PCB trace resistance between output inductor L1-LN and the load 107.Compared to big resistor R 1-RN, resistor R V1-RVN is relative resistor than fractional value, such as progression or its similar person at 10 Ω.
Fig. 7 connects the circuit diagram of droop amplifier 500 to the output node alternate embodiments for setting forth in order to resistive, forms alternative VOUT ' node.Under situation so, sense resistor RS1-RSN each all can be connected to a corresponding multiplex node 701 wherein, each all represent actual position or indivedual sense resistor to be soldered to below the contact of PCB.Each resistor R V1-RVN have be connected on the individual nodes 701 therein the end points of corresponding one of them sense resistor RS1-RSN, and another end points that forms VOUT ' node.VOUT ' node alternatively is connected to resistor R A, and forms the negative voltage reference of VDROOP, but not VOUT.Resistor R V1-RVN can reduce or eliminate any error that VDROOP is developed out by the PCB trace resistance between sense resistor and the load 107.Moreover although sense resistor RS1-RSN even littler, such as progression or its similar person at 10m Ω, as illustrated before, yet resistor R V1-RVN is relative resistor than fractional value, such as progression or its similar person at 10 Ω.
Although consider with reference to the details of some preferred versions the present invention to be described, yet be still to some extent may be moreover expected for other version and variant.For example, be a kind of heterogeneous dc-dc adjuster although set forth the present invention, yet equally also can be applied to the adjuster of other pattern, comprise single-phase DC to direct current regulator.Have the knack of this operator should examine know be, can use the idea and the specific embodiment that are disclosed to serve as the basis of designing or revising other framework simply, think the usefulness that proposes the identical purpose of the present invention, and unlikely violation of a right requires defined spirit of the present invention and category.

Claims (20)

1. droop amplifier circuit that is used for the dc-dc adjuster, it has at least one output inductor, its be connected between one of them and the output terminal of corresponding at least one phase node, this droop amplifier circuit is to comprise:
Amplifier with inverting input, non-inverting input and output terminal;
At least one first resistive device, each is to be connected between the corresponding output inductor of institute and this non-inverting input of this amplifier;
Be connected in first capacitive component between this output terminal of dc-dc adjuster output terminal and this amplifier;
Be connected in second resistive device between this inverting input of dc-dc adjuster output terminal and this amplifier; And
Be connected in the 3rd resistive device between this inverting input of this amplifier and this output terminal.
2. droop amplifier circuit as claimed in claim 1, wherein each of this at least one first resistive device is to be connected to the corresponding phase node of DC-DC converter institute, and it comprises second capacitive component that is connected between dc-dc adjuster output terminal and this non-inverting input of this amplifier further.
3. droop amplifier circuit as claimed in claim 2 comprises the 4th resistive device that is connected in parallel with this second capacitive component further.
4. droop amplifier circuit as claimed in claim 2 comprises at least one the 4th resistive device further, and each is to have: first end points, its be connected at least one output inductor corresponding one of them outlet terminal; Second end points, its formation are connected to the alternative output node of this first and second capacitive component and this second resistive device, and substitute the dc-dc regulator output.
5. droop amplifier circuit as claimed in claim 1, this dc-dc adjuster comprises at least one current-sense resistor, it is connected between corresponding output inductor of institute and the dc-dc regulator output, and wherein each of this at least one first resistive device is to be connected to the corresponding current sense node of institute.
6. droop amplifier circuit as claimed in claim 5, it comprises the 4th resistive device that is connected between this dc-dc adjuster output terminal and this non-inverting input of this amplifier further.
7. droop amplifier circuit as claimed in claim 5, the 4th resistive device that comprises at least one further, each be have be connected at least one current-sense resistor corresponding one of them first end points of outlet terminal and second end points that formation is connected to the alternative output node of this first capacitive component and this second resistive device, to substitute the dc-dc regulator output.
8. droop amplifier circuit as claimed in claim 1, wherein this amplifier comprises lower powered amplifier.
9. droop amplifier circuit as claimed in claim 1, wherein this amplifier presents the response of relatively low di/dt and dv/dt.
10. droop amplifier circuit as claimed in claim 1, wherein this amplifier is included in the transconcluctance amplifier that has high output impedance under the high frequency.
11. a multiphase DC is to direct current transducer, it comprises:
Several commutation circuits, each be based on several pulse bandwidths modulation (PWM) signals institute corresponding one of them via several phase nodes institute accordingly one of them and by several output inductors one of them implements the switching of input voltage accordingly, use and on output node, develop output voltage;
Control logic circuit, it is this output voltage of monitoring and evanescent voltage, this several pwm signals to develop; And
The attenuator circuit of this evanescent voltage is provided, and it comprises:
Amplifier with inverting input, non-inverting input and output terminal, it develops this evanescent voltage of with respect to this output node;
Several first resistors, each is connected between the corresponding output inductor of institute and this non-inverting input of this amplifier;
Be connected in first capacitor between this output node and this output terminal of this amplifier;
Be connected in second resistor between this output node and this inverting input of this amplifier; And
Be connected in the 3rd resistor between this inverting input of this amplifier and this output terminal.
12. multiphase DC as claimed in claim 11 is to direct current transducer, wherein each of this several first resistor is to be connected to the corresponding phase node of institute, comprises second capacitor that is connected between this output node and this non-inverting input of this amplifier further.
13. multiphase DC as claimed in claim 12, comprises the 4th resistor that is connected in parallel with this second capacitor further to direct current transducer.
14. multiphase DC as claimed in claim 12 is to direct current transducer, comprise several the 4th resistors further, wherein each be have be connected to these a plurality of output inductors corresponding one of them first end points of outlet terminal and second end points that formation is connected to the alternative output node of this first and second capacitor and this second resistor, to substitute this output node.
15. multiphase DC as claimed in claim 11 comprises further to direct current transducer:
Several current-sense resistor, each is to be connected between the corresponding output inductor of institute and this output node, form each all the corresponding current-sense resistor of institute and several current sense nodes between the output inductor accordingly.
Wherein these a plurality of first resistors each all be connected to this a plurality of current sense nodes institute accordingly wherein.
16. multiphase DC as claimed in claim 15, comprises the 4th resistor that is connected between this output node and this non-inverting input of this amplifier further to direct current transducer.
17. multiphase DC as claimed in claim 15 is to direct current transducer, comprise several the 4th resistors further, each be have be connected to this current-sense resistor corresponding one of them first end points of outlet terminal and second end points that formation is connected to the alternative output node of this first capacitor and this second resistor, to substitute this output node.
18. multiphase DC as claimed in claim 11 is to direct current transducer, wherein this amplifier comprises lower powered amplifier.
19. to direct current transducer, wherein this amplifier presents the response of relatively low di/dt and dv/dt as the multiphase DC of claim 11.
20. multiphase DC as claimed in claim 11 is to direct current transducer, wherein this amplifier is included in the transconcluctance amplifier that has high output impedance under the high frequency.
CNB2005800076936A 2004-03-11 2005-03-08 Droop amplifier circuit for a DC-DC converter Expired - Fee Related CN100403226C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US55265904P 2004-03-11 2004-03-11
US60/552,659 2004-03-11
US10/854,357 2004-05-26

Publications (2)

Publication Number Publication Date
CN1930544A true CN1930544A (en) 2007-03-14
CN100403226C CN100403226C (en) 2008-07-16

Family

ID=37859567

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800076936A Expired - Fee Related CN100403226C (en) 2004-03-11 2005-03-08 Droop amplifier circuit for a DC-DC converter

Country Status (1)

Country Link
CN (1) CN100403226C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107251389A (en) * 2015-02-27 2017-10-13 株式会社自动网络技术研究所 Signal generating circuit, voltage changer and signal generating method
CN109391160A (en) * 2018-11-29 2019-02-26 云南电网有限责任公司西双版纳供电局 A kind of dedicated decaying wave producer of high-tension apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181120B1 (en) * 1999-09-01 2001-01-30 Intersil Corporation Current mode dc/dc converter with controlled output impedance
US6215290B1 (en) * 1999-11-15 2001-04-10 Semtech Corporation Multi-phase and multi-module power supplies with balanced current between phases and modules
US6683441B2 (en) * 2001-11-26 2004-01-27 Analog Devices, Inc. Multi-phase switching regulator

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107251389A (en) * 2015-02-27 2017-10-13 株式会社自动网络技术研究所 Signal generating circuit, voltage changer and signal generating method
CN107251389B (en) * 2015-02-27 2019-05-14 株式会社自动网络技术研究所 Signal generating circuit, voltage changer and signal generating method
CN109391160A (en) * 2018-11-29 2019-02-26 云南电网有限责任公司西双版纳供电局 A kind of dedicated decaying wave producer of high-tension apparatus
CN109391160B (en) * 2018-11-29 2020-09-29 云南电网有限责任公司西双版纳供电局 Attenuation wave generator special for high-voltage equipment

Also Published As

Publication number Publication date
CN100403226C (en) 2008-07-16

Similar Documents

Publication Publication Date Title
JP4366422B2 (en) Drooping amplifier circuit for DC-DC converter
CN101379879B (en) Led driver circuit
CN1812235B (en) Electronic component for power supply and a power supply device
US9627972B2 (en) Power converter package structure and method
CN101048930A (en) Charge pumping circuit
CN1691480A (en) Power supply device and switching power supply device
CN101124713A (en) Current controlled gate driver for power switches
CN101080119A (en) Method and apparatus to power light emitting diode arrays
CN1604444A (en) Ripple converter
CN1231037A (en) Hybrid regulator
CN1822479A (en) Pwm controller with dual-edge modulation using dual ramps
JP2008072894A (en) Modulatable type voltage stabilizer
CN1829401A (en) LED current pulse limiter arrangement
CN1668989A (en) Capacitive feedback circuit
CN1649246A (en) DC/DC converter
CN1930544A (en) Droop amplifier circuit for a dc-dc converter
CN1897425A (en) Flexible buck converter to generate an output voltage higher or lower than an input voltage
CN101076937A (en) Method and system for conveying filter compensation coefficient for digital power control system
CN1638252A (en) Power supply unit and portable apparatus utilizing the same
CN101057387A (en) Pre-conditioner with low voltage components
CN1702585A (en) Synchronization of multiphase synthetic ripple voltage regulator
EP2485379B1 (en) Power supply circuit with scalable performance and method for operating the power supply circuit
CN215345133U (en) Car lamp and voltage reduction driving circuit for car lamp
CN100477460C (en) DC/DC converter with inductor current sensing capability
US20190098714A1 (en) Universal ac and dc input modular interconnectable printed circuit board for power distribution management to light emitting diodes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080716

CF01 Termination of patent right due to non-payment of annual fee