CN1916882A - High-speed PCI interface system possessing function of reset, and method of reset - Google Patents
High-speed PCI interface system possessing function of reset, and method of reset Download PDFInfo
- Publication number
- CN1916882A CN1916882A CN 200610127981 CN200610127981A CN1916882A CN 1916882 A CN1916882 A CN 1916882A CN 200610127981 CN200610127981 CN 200610127981 CN 200610127981 A CN200610127981 A CN 200610127981A CN 1916882 A CN1916882 A CN 1916882A
- Authority
- CN
- China
- Prior art keywords
- speed pci
- replacement signal
- pci device
- reset
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
A high speed PCI interface with reset function is prepared as transmitting a trigger signal and a PIC reset signal to corresponding reset signal generator by master control chip set through a trigger signal line and a PIC reset signal line separately when high speed PIC unit can not execute a heat reset package, using reset signal generator to operate and generate a basic reset signal then sending this basic reset signal to corresponding high speed PIC unit through a basic reset signal line.
Description
Technical field
The present invention relates to a kind of pci interface system and remapping method thereof, especially refer to a kind of high-speed PCI interface system and remapping method thereof with function of reset, utilize a replacement signal generator to produce a basic replacement signal, and directly pass to corresponding high-speed PCI device, and can under the prerequisite that does not need again activating power, make the high-speed PCI device carry out a basic action of resetting.
Background technology
Along with making rapid progress of electronic industrial technology, the speed of CPU and chipset also constantly upwards promotes, cause the transmission speed of pci interface to become the bottleneck of computer system bulk velocity on the contrary, at this moment, high-speed PCI (PCI Express) arises at the historic moment, its because of have rapidly and efficiently can frequency range, advanced power management function, hot plug, point-to-point transmission and serial interlinkage plurality of advantages such as (serial), and extensively be subjected to user's favor, cause all big enterprises to drop into the electronic product that exploitation has the high-speed PCI interface one after another.Yet, along with speeding of the powerful and speed of computer system software and hardware, its degree of stability focus that the user paid close attention to often when operation, each dealer of manufacturer target of being made great efforts especially.
Usually the user inadvertently runs into computer corruption unavoidably sometimes when the operational computations machine, and for example: the high-speed PCI device is absorbed in infinite circulation or can't be suitably from the RAM of park mode pause function (Suspend to RAM; STR) be waken up in.At this moment, if computer system is used the high-speed PCI device with PCI Express interface, just that system can allow uncontrolled high-speed PCI device be able to again by transmission one warm reset (Hot Reset) package is normally online with computer system again.
See also Fig. 1, have for prior art the high-speed PCI interface system 10 be electrically connected synoptic diagram.As shown in the figure, system 10 mainly includes one and is provided with the north bridge chips 11 of at least one interface (Root Port) 111, at least one high-speed PCI device 13 and a South Bridge chip 15.After a power-on, system 10 just carries out initialized action to high-speed PCI device 13, it transmits PCI replacement signal PCI RST# to an impact damper 112 by South Bridge chip 15 by a PCI replacement signal line 151, send the PCI signal of resetting to high-speed PCI device 13 by impact damper 112 by a replacement signal line 113 again, carry out initialization action to make it.After treating that its initialization is finished, but just normal running system of user 10.Again, the user is in operating process, when if unfortunate high-speed PCI device 13 can't be with the normal online communication of north bridge chips 11, system 10 just can utilize interface 111 to transmit a warm reset (Hot Reset) package to high-speed PCI device 13 via a high-speed PCI bus 117, making it carry out initialization action, and make the high-speed PCI device 13 can be normally online with north bridge chips 11 once again.
Yet in practical operation, the process of system's warm reset can't successfully not make high-speed PCI device 13 normally online again with north bridge chips 11 again when smooth.If high-speed PCI device 13 can't be carried out the warm reset package, then the user only can use unique mode to make high-speed PCI device 13 carry out initialized action, that is, restart power supply by the user and carry out initialization action to force high-speed PCI device 13, and restart this action of power supply, certainly will cause the previous operation achievement of user to waste, cause user's time and the waste on the energy, so non-common people of fructufy are willing to see.
Summary of the invention
For this reason, how to have the existing shortcoming of high-speed PCI interface system at above-mentioned prior art, to design a kind of high-speed PCI interface system and remapping method thereof with function of reset, utilize a replacement signal generator to produce a basic replacement signal, and directly pass to corresponding high-speed PCI device, and can under the prerequisite that does not need again activating power, make the high-speed PCI device carry out a basic replacement actor, this is invention emphasis of the present invention.
Fundamental purpose of the present invention, be to provide a kind of high-speed PCI interface system with function of reset, under the prerequisite that does not need again activating power, the user can be by the start of replacement signal generator, give corresponding high-speed PCI device and directly send a basic replacement signal, and then can force the high-speed PCI device to carry out initialized action.
Secondary objective of the present invention, be to provide a kind of remapping method with high-speed PCI interface system of function of reset, by judging whether the high-speed PCI device is ready, and whether decision produces basic replacement signal to the high-speed PCI device, and can prevent effectively that the situation that system high-speed PCI device can't be waken up takes place.
Another purpose of the present invention; be to provide a kind of high-speed PCI interface system with function of reset; when the high-speed PCI device can't be waken up; start by the replacement signal generator; the user need not restarted power supply; just can make the high-speed PCI device carry out initialized action, with the operation achievement of effective protection user operational computations machine.
For achieving the above object, the invention provides a kind of high-speed PCI interface system with function of reset, it is mainly constructed is to include: a main control chipset, and its inside is provided with at least one interface, and the main control chipset can produce a PCI replacement signal; At least one high-speed PCI device, each high-speed PCI device utilize a high-speed PCI bus to be connected to interface corresponding in this main control chipset respectively; And at least one replacement signal generator, correspond respectively to each interface, and the signal generator of respectively resetting electrically connects the main control chipset by a PCI replacement signal line and a trigger signals line respectively, and electrically connects its pairing high-speed PCI device by a basic replacement signal line; Wherein, the replacement signal generator is by PCI replacement signal line and trigger signals line and receive a PCI replacement signal and a trigger signals respectively, computing PCI replacement signal and trigger signals and produce a basic replacement signal again, and the signal of will resetting substantially is sent to the pairing high-speed PCI device of replacement signal generator by basic replacement signal line, and then makes the action of resetting substantially of high-speed PCI device.
Does the present invention still provide a kind of remapping method with high-speed PCI interface system of function of reset, and its key step includes: judge wherein whether a high-speed PCI device ready? if then finish; If not, then carry out the following step; Interface by correspondence sends a warm reset package by the high-speed PCI bus of correspondence to the high-speed PCI device, carries out the warm reset action; Do you judge whether the high-speed PCI device ready? if then finish; If not, then produce a basic replacement signal, the high-speed PCI device is reset substantially; Do you and judge once more whether the high-speed PCI device ready? if then finish; If not, then produce a basic replacement signal again the high-speed PCI device is reset substantially, and form a circulation.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 prior art has the synoptic diagram that is electrically connected of high-speed PCI interface system;
Fig. 2 a preferred embodiment of the present invention be electrically connected synoptic diagram;
Fig. 3 another embodiment of the present invention be electrically connected synoptic diagram;
Fig. 4 another embodiment of the present invention be electrically connected synoptic diagram;
The sequential chart of each main signal of Fig. 5 the present invention;
The remapping method process flow diagram of Fig. 6 a preferred embodiment of the present invention.
Wherein, Reference numeral
10 systems, 11 north bridge chips
111 interfaces, 112 impact dampers
113 basic replacement signal line 117 high-speed PCI buses
13 high-speed PCI devices, 15 South Bridge chips
151 PCI replacement signal line, 20 high-speed PCI interface systems
21 north bridge chips, 211 interfaces
213 high-speed PCI buses, 23 high-speed PCI devices
25 South Bridge chips, 251 PCI replacement signal line
255 general output connecting pin 257 trigger signals lines
27 main control chipsets, 29 replacement signal generators
291 basic replacement signal line 31 north bridge chips
311 interfaces, 312 interfaces
33 high-speed PCI devices, 34 high-speed PCI devices
35 South Bridge chips, 351 PCI replacement signal line
355 general output connecting pin 356 general output connecting pins
358 trigger signals lines, 359 trigger signals lines
38 replacement signal generators, 39 replacement signal generators
40 high-speed PCI interface systems, 41 north bridge chips
43 high-speed PCI devices, 45 South Bridge chips
455 general output connecting pin 49 replacement signal generators
491 basic replacement signal line
Embodiment
Can know understandablely more for the effect that makes feature of the present invention, structure, method and reached, be described in detail as follows with preferable enforcement legend:
At first, see also the synoptic diagram that is electrically connected of a preferred embodiment of the present invention shown in Figure 2.As shown in the figure, the main structure of high-speed PCI interface system 20 of the present invention includes a main control chipset 27, at least one high-speed PCI (PCI Express) device 23 and at least one replacement signal generator 29.
Wherein, main control chip 27 inside are provided with at least one interface (Root Port) 211, and each interface 211 can be distinguished the corresponding high-speed PCI device 23 that connects, and wherein each high-speed PCI device 23 utilizes the high-speed PCI bus 213 of a correspondence to be connected to interface 211 corresponding in the main control chipset 27.In the present embodiment, the quantity of replacement signal generator 29 is corresponding to the quantity of interface 211, and the signal generator 29 of respectively resetting separates with main control chipset 27 and is arranged on the motherboard (not shown).
In addition, after system activates and meet with a certain high-speed PCI device can't normal operation, and when execution warm reset (Hot Reset) is also invalid, then can utilize corresponding general output connecting pin 255 to send a trigger signals, and be sent to replacement signal generator 29 via trigger signals line 257 by main control chipset 27.At this moment, replacement signal generator 29 just computing trigger signals and produce a basic replacement signal PERST# and be transferred to high-speed PCI device 23, with the action that makes high-speed PCI device 23 reset substantially, and then can make high-speed PCI device 23 reply the state of normal operation.
In general computer system, main control chipset 27 often can be designed to the aspect be made up of a north bridge chips 21 and a South Bridge chip 25.And under this aspect, interface 211 can directly be located in the north bridge chips 21, and PCI replacement signal PCI RST# is sent by PCI replacement signal line 251 by South Bridge chip 25.In addition, each 255 of general output connecting pin is located on the South Bridge chip 25, and utilizes corresponding trigger signals line 257 to be connected to corresponding replacement signal generator 29 respectively.
See also the synoptic diagram that is electrically connected of the shown another embodiment of the present invention of Fig. 3; As shown in the figure, it is mainly constructed, and roughly the embodiment with shown in Figure 2 is identical, different is, it has 38,39 and two of 33,34, two replacement signal generators of two high-speed PCI devices and all is located at interface 311,312 in the north bridge chips 31, mode is same as described above and each corresponding member is electrically connected to each other, and does not repeat them here.
Wherein, replacement signal generator 38,39 is in parallel and link to each other via same PCI replacement signal line 351 and south emigrant's chip 35 separately, so can receive the PCI replacement signal of being exported by South Bridge chip 35 simultaneously.South Bridge chip 35 is provided with quantity and the corresponding general output connecting pin 355,356 of replacement signal generator 38,39 quantity, so replacement signal generator 38,39 can pass through a trigger signals line 358,359 respectively, and electrically connect corresponding general output connecting pin 355,356 in man-to-man mode.
So, South Bridge chip 35 just can high-speed PCI device 33 or 34 any one when problem is arranged, send a trigger signals to corresponding replacement signal generator 38 or 39, give problematic high-speed PCI device 33 or 34 to make corresponding replacement signal generator 38 or 39 send a basic replacement signal PERST#, and then make it carry out the basic action of resetting.
Then, please consult the synoptic diagram that is electrically connected of another embodiment of the present invention shown in Figure 4 again.As shown in the figure, the main structure except that the north bridge chips 41 roughly embodiment with shown in Figure 3 is identical, and the difference part signal generator 49 that is to reset directly is integrated in the north bridge chips 41.The PCI replacement signal PCI RST# that replacement signal generator 49 can receive equally from South Bridge chip 45 reaches the trigger signals of being exported by the general output connecting pin 455 of correspondence, and produce a basic replacement signal PERST# according to this, and can be by the basic replacement signal line 491 of correspondence, be sent to corresponding high-speed PCI device 43, carry out basic action of resetting to make it.So, the size of high-speed PCI interface system 40 can be helped to dwindle, and then compact design concept can be reached.
The above-mentioned signal generator 29,38,39 or 49 of respectively resetting can be respectively implemented with door with one, and high- speed PCI device 23,33,34 or 43 may be selected to be an image processing chip, an audio process chip, a bridge (Bridge) or a compound port (Complex Root) etc.
See also Fig. 5, the current potential sequential chart of each main signal of the present invention.As shown in the figure, when department of computer science unifies power-on and carries out a boot program, T1 in blink each line related play pendulum because of initial stage of power turn-on.And after T1, the T2 after system's trend is stable is in the time, and system at first carries out the initialization action of each assembly, sends PCI replacement signal by South Bridge chip.
Because PCI replacement signal belongs to the electronegative potential enable signal, so be in low-potential state during this period.Each trigger signals does not act on and be in high potential state this moment.And the signal generator of respectively resetting receives two signals simultaneously, through Digital Logic (as with door) send each high-speed PCI device to just produce the basic replacement signal of an electronegative potential after the computing.The initialization action that each high-speed PCI device is then reset substantially according to this basic replacement signal.After the initialization action for the treatment of all component was all finished, then computer system can enter the state of normal operation.
If there is a certain high-speed PCI device in operating process subsequently, to be absorbed in the infinite circulation, or because other factors and can't with the normal connection line operation of north bridge chips, perhaps can't in time in the STR pattern, be waken up, at this moment, just can utilize technology of the present invention, send an electronegative potential trigger signals by general output connecting pin corresponding on the South Bridge chip, impel corresponding replacement signal generator can produce the basic replacement signal of an electronegative potential, shown in T3 time interval among the figure.Then can allow the action of resetting substantially of corresponding high-speed PCI device, so can make the high-speed PCI device once again with the normal online running of north bridge chips, and do not need to restart again power supply.
At last, see also Fig. 6, the remapping method process flow diagram of a preferred embodiment of the present invention.As shown in the figure, remapping method of the present invention applies to mainly that high-speed PCI device in the system does not have response or when making a mistake, can be implemented by the following step.At first, carry out step 601, judge whether the high-speed PCI device exists.If not, represent that then this high-speed PCI device removes, directly termination routine; If then continue execution in step 620 and subsequent step thereof.So, just can effectively avoid because of this high-speed PCI device is removed by him, and the user under unwitting situation always to this system package of giving an order.When if high-speed PCI device reality has existed, step 601 not necessarily needs to implement, and can omit according to circumstances.
Then carry out step 602, by the high-speed PCI bus this high-speed PCI device is sent a warm reset package, this high-speed PCI device is carried out the action of warm reset by the interface of correspondence.
Next carry out step 603, judges by interface whether this high-speed PCI device ready, if, then represent the high-speed PCI device can with the normal online running of north bridge chips, and can finish replacement process; If not, then carry out step 604, South Bridge chip will be subjected to wherein a kind of modes such as pre-configured software, firmware, hardware and combined type thereof and produce a trigger signals at the general output connecting pin of correspondence, cause the trigger signals line to become electronegative potential, and send the basic replacement signal of an electronegative potential to this high-speed PCI device, the action that impels this high-speed PCI device to reset substantially by the replacement signal generator.Thus, can not need restart power supply, just can produce a basic replacement signal once more and carry out initialized fuse as it to the high-speed PCI device.
After finishing basic replacement, the detection of execution in step 630 once again and form a round-robin flow process, until the high-speed PCI device can with the normal online running of north bridge chips.The data that so not only can effectively keep its previous operation and produced, and can guarantee the normal operation of high-speed PCI device.
In sum, the present invention is a kind of pci interface system and remapping method thereof, especially refer to a kind of high-speed PCI interface system and remapping method thereof with function of reset, utilize a replacement signal generator to produce a basic replacement signal, and directly pass to corresponding high-speed PCI device, and can under the prerequisite that does not need again activating power, make the high-speed PCI device carry out a basic replacement actor.So the present invention one is rich in novelty, progressive, and can utilize effect for industry.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (10)
1. the high-speed PCI interface system with function of reset is characterized in that, includes:
One main control chipset, its inside is provided with at least one interface, and this main control chipset can produce a PCI replacement signal;
At least one high-speed PCI device, each high-speed PCI device utilize a high-speed PCI bus to be connected to interface corresponding in this main control chipset respectively; And
At least one replacement signal generator, correspond respectively to each interface, and the signal generator of respectively resetting electrically connects this main control chipset by a PCI replacement signal line and a trigger signals line respectively, and electrically connects its pairing high-speed PCI device by a basic replacement signal line;
Wherein, this replacement signal generator is by this PCI replacement signal line and this trigger signals line and receive this a PCI replacement signal and a trigger signals respectively, this PCI replacement signal of computing and this trigger signals and produce a basic replacement signal again, and reset signal line substantially and should be sent to the pairing high-speed PCI device of this replacement signal generator by basic replacement signal by this, and then make the action of resetting substantially of this high-speed PCI device.
2. high-speed PCI interface system according to claim 1 is characterized in that, this main control chipset includes a north bridge chips and a South Bridge chip; This interface is located in this north bridge chips, and this South Bridge chip still is provided with at least one general output connecting pin, and the trigger signals line by correspondence is connected to corresponding replacement signal generator respectively.
3. high-speed PCI interface system according to claim 2 is characterized in that, this trigger signals can select to utilize software, firmware, hardware and knockdown wherein a kind of mode thereof to trigger and produce.
4. high-speed PCI interface system according to claim 2 is characterized in that, each signal generator of resetting can select to be located at one of them of a motherboard and this north bridge chips.
5. high-speed PCI interface system according to claim 1 is characterized in that, each signal generator of resetting can be implemented with door with one respectively.
6. a remapping method that is used in high-speed PCI interface system is characterized in that, comprises the following steps:
Interface by correspondence sends a warm reset package by a high-speed PCI bus of correspondence to a high-speed PCI device, carries out the warm reset action;
Judge whether this high-speed PCI device is ready, if then finish; If not, then produce a basic replacement signal, this high-speed PCI device is reset substantially; And
Judge once more whether the high-speed PCI device is ready, if then finish; If not, then produce a basic replacement signal again this high-speed PCI device is reset substantially, and form a circulation.
7. remapping method according to claim 6 is characterized in that, still can increase by one before beginning in above-mentioned steps and judge the step whether this high-speed PCI device exists, if then judge the whether step below the ready grade of high-speed PCI device; If not, then finish.
8. remapping method according to claim 6 is characterized in that, this trigger signals that signal is sent by a main control chipset of resetting substantially is via producing after the replacement signal generator computing of correspondence.
9. remapping method according to claim 8 is characterized in that, this trigger signals can select to utilize software, firmware, hardware and knockdown wherein a kind of mode thereof to trigger and produce.
10. remapping method according to claim 6 is characterized in that, also comprises the step of judging that this high-speed PCI device is whether ready before carrying out this warm reset action.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101279811A CN100403288C (en) | 2006-09-01 | 2006-09-01 | High-speed PCI interface system possessing function of reset, and method of reset |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101279811A CN100403288C (en) | 2006-09-01 | 2006-09-01 | High-speed PCI interface system possessing function of reset, and method of reset |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1916882A true CN1916882A (en) | 2007-02-21 |
| CN100403288C CN100403288C (en) | 2008-07-16 |
Family
ID=37737880
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101279811A Active CN100403288C (en) | 2006-09-01 | 2006-09-01 | High-speed PCI interface system possessing function of reset, and method of reset |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100403288C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102999460A (en) * | 2011-09-09 | 2013-03-27 | 昆达电脑科技(昆山)有限公司 | Resetting system of Peripheral Command Indicator (PCI) groups |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5867676A (en) * | 1996-08-20 | 1999-02-02 | Compaq Computer Corp. | Reset circuit for a peripheral component interconnect bus |
| US6234652B1 (en) * | 1998-11-30 | 2001-05-22 | Chi-Li Tang | Candle lamp decoration |
| CN1196988C (en) * | 2002-12-06 | 2005-04-13 | 浙江大学 | PCI-on-chip bus connector |
-
2006
- 2006-09-01 CN CNB2006101279811A patent/CN100403288C/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102999460A (en) * | 2011-09-09 | 2013-03-27 | 昆达电脑科技(昆山)有限公司 | Resetting system of Peripheral Command Indicator (PCI) groups |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100403288C (en) | 2008-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1224905C (en) | Resource action in clustered computer system incorporating prepare operation | |
| CN1240019C (en) | Smart card virtual concentrator | |
| CN1126044C (en) | Add-in board with programmable configuration registers for PCI bus computer | |
| CN1318171A (en) | System bus with serially connected PCI interfaces | |
| CN1274123A (en) | Peripheral component interlink slot controller of partition system with dynamic arrangement | |
| CN101078985A (en) | Method and system for identifying an operating system running on a computer system | |
| CN102722414A (en) | Input/output (I/O) resource management method for multi-root I/O virtualization sharing system | |
| CN1831777A (en) | System and method for managing multiple hot plug operations | |
| CN1713101A (en) | Computer starting up identifying system and method | |
| TWI668574B (en) | Computing apparatus, system-on-chip and method of quality of service ordinal modification | |
| CN1855083A (en) | Master device, control method thereof, and electronic device having master device | |
| CN110968352A (en) | PCIE equipment resetting system and server system | |
| CN100343840C (en) | Bus system, station for use in a bus system, and bus interface | |
| TW201805830A (en) | Apparatus allocating controller and apparatus allocating method | |
| US7644222B2 (en) | Low latency event communication system and method | |
| CN101051242A (en) | Power supply control method and device for computer system | |
| US7549009B2 (en) | High-speed PCI interface system and a reset method thereof | |
| CN1159656C (en) | Arbiter and its bus system | |
| CN1916882A (en) | High-speed PCI interface system possessing function of reset, and method of reset | |
| CN1391170A (en) | Information processing devices | |
| CN1873586A (en) | Computer system and method of controlling power consumption in the computer system | |
| US20070204092A1 (en) | Method and apparatus for describing ACPI machine language in computer having multibridge PCI structure, and program thereof | |
| CN100361104C (en) | User-defined interrupt signal response processing method and system under interrupt share mechanism | |
| CN1848103A (en) | Method and system for realizing central control of central control unit to single board | |
| CN1482522A (en) | Computer system with separated peripheral equipment and input-output method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |