CN1866232A - Direct memory access method for data of secure digital memory card and interface circuit therefor - Google Patents
Direct memory access method for data of secure digital memory card and interface circuit therefor Download PDFInfo
- Publication number
- CN1866232A CN1866232A CN 200610012189 CN200610012189A CN1866232A CN 1866232 A CN1866232 A CN 1866232A CN 200610012189 CN200610012189 CN 200610012189 CN 200610012189 A CN200610012189 A CN 200610012189A CN 1866232 A CN1866232 A CN 1866232A
- Authority
- CN
- China
- Prior art keywords
- controller
- write
- data
- signal
- sdma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- MHABMANUFPZXEB-UHFFFAOYSA-N O-demethyl-aloesaponarin I Natural products O=C1C2=CC=CC(O)=C2C(=O)C2=C1C=C(O)C(C(O)=O)=C2C MHABMANUFPZXEB-UHFFFAOYSA-N 0.000 claims abstract description 57
- 238000001514 detection method Methods 0.000 claims description 22
- 230000005540 biological transmission Effects 0.000 claims description 13
- 238000004891 communication Methods 0.000 claims description 9
- 125000004122 cyclic group Chemical group 0.000 claims description 4
- 238000012545 processing Methods 0.000 claims description 4
- 230000004044 response Effects 0.000 claims description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Abstract
The disclosed storage direct access method for SD card comprises: the SD card connects to device with DMAC by a SD read-write interface that is composed by a SD controller and a SDMA between the controller and DMAC; when reading data, DMAC sets read request signal as effect to output data address; SDMA sends startup signal to the controller and the address to bus signal; the controller sends data block read command to the card and stores data from card into local buffer; after detecting data in buffer, the controller sets the enable-reading signal for SDMA into effect, the SDMA sets enable-reading signal for DMA into effect, and DMAC reads data block from bus.
Description
Technical field
The present invention relates to data write method and interface circuit thereof to SD (secure digital storage card).
Background technology
At present, a lot of equipment, especially mobile devices all need to support the read-write of SD card, just need to have the read-write interface of SD card, are referred to as SD-Reader here.But DMA (direct memory access) mode is not also adopted in present equipment and the read-write between the SD card, when needs realize to SD card data fast, during the read-write of batch, present SD-Reader can't satisfy these needs.Therefore, need new SD-Reader of design to come dma controller on the realization equipment and the data transmission between the SD card.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of SD card memory of data dam and interface circuit thereof.
In order to solve the problems of the technologies described above, the invention provides a kind of direct memory access method of secure digital storing card data, be applied to the secure digital storage card, be that the SD card reaches the system that forms by the coupled equipment of SD card read-write interface, also comprise a direct memory access controller DMAC in this equipment, this SD card read-write interface comprises SD controller and the interface circuit SDMA between this SD controller and DMAC, this method comprises the process of equipment from SD card read data, and this process may further comprise the steps:
(a) DMAC will and SDMA between reading request signal be effectively, the address of the data that output simultaneously will be read;
(b) SDMA detect reading request signal effectively after, note the address of the data that will read, send the direct memory access enabling signal to the SD controller then, the address of the data that will read is simultaneously delivered on the bus signals;
(c) the SD controller is received after the enabling signal, sends data block to the SD card and reads read command, and deposit the data that the SD card of receiving is sent in local buffer memory;
(d) subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
The SD controller detects in the buffer memory after the data of a data block, will and SDMA between the enable signal of reading be changed to effectively, wait for that SDMA reads data;
SDMA detects and reads enable signal when effective, runs through as data, return the direct memory access stop signal to the SD controller, as do not run through, again will and DMA between the enable signal of reading be changed to effectively the data that notice DMAC reads current data block;
DMAC detects and reads enable signal when effective, and it is invalid putting reading request signal, puts read signal then effectively and keep, and reads the data of a data block from data bus, reads that to finish rearmounted read signal invalid.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (a), DMAC also exports the number of the data block that will read to SDMA; In the described step (b), SDMA notes this data block number simultaneously, and this number is delivered on the bus; In the described step (c), whether the SD controller is 1 to send to the SD card that the forms data piece is read or the read command of multidata piece according to the data block number; In the described step (d), whether whether SDMA be to be 1 to come judgment data to run through according to the data block number, if, send the direct memory access stop signal to the SD controller, finish read operation; Otherwise the data block number is subtracted 1, will read the byte number of a cyclic address change data block, whether enable signal is read in the continuation detection effective.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (b), SDMA detects the state of SD controller earlier, as detects the SD controller free time, sends the direct memory access enabling signal to the SD controller again.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (d), the SD controller is changed to the effective while will reading enable signal, also reads the done state signal to what whether the read operation of SDMA output indication current data block made mistakes; SDMA detects and reads enable signal when effective, also judges that according to the done state of reading that returns current data block reads whether to make mistakes, if do not make mistakes, then will and DMA between the enable signal of reading be changed to effectively, if make mistakes, then export an error status signal to DMAC; DMAC reads enable signal and effectively detects also simultaneously whether this error status signal is arranged detecting, if any, then carry out error handling processing, as not having, carry out read operation again.
Further, above-mentioned direct memory access method also can have following characteristics: this method comprises the process of equipment to SD card write data, and this process may further comprise the steps:
(A) DMAC puts the written request signal that outputs to SDMA for effectively, the address of the data that output simultaneously will be write;
(B) SDMA detect this write request effectively after, note the address of the data that will write, send the direct memory access enabling signal to the SD controller then, the address of the data that will write is simultaneously delivered on the bus signals;
(C) after the SD controller is received enabling signal, send the data block write order to the SD card, after receiving the writeable response of indication that the SD card returns, will and SDMA between the enable signal of writing be changed to effectively, wait pending data to write;
(D) SDMA detect and the SD controller between write enable signal effectively after, will and DMAC between the enable signal of writing be changed to effectively;
(E) subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
DMAC detect write enable signal effectively after, be ready to the data of current data block earlier, put write signal effectively and keep, the data of a data block are delivered on the data bus to write the buffer memory of SD controller, it is invalid will putting signal afterwards again;
After SDMA detects DMAC and has write the data of a data block in the buffer memory of SD controller, will and the SD controller between write signal be changed to effectively; Detect and the SD controller between write enable signal when effective, write as data, return the direct memory access stop signal to the SD controller, finish write data, as do not write, again will and DMAC between the enable signal of writing be changed to effectively;
The SD controller detect and SDMA between write signal effectively after, according to the SD agreement data are write the SD card, then will and SDMA between the enable signal of writing be changed to effectively.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (B), SDMA detects the state of SD controller earlier, as detects the SD controller free time, sends the direct memory access enabling signal to the SD controller again.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (A), DMAC also exports the number of the data block that will read to SDMA; In the described step (B), SDMA notes this data block number simultaneously, and this number is delivered on the bus; In the described step (C), whether the SD controller is 1 to send to the SD card that the forms data piece is write or multidata piece write order according to the data block number; In the described step (E), whether whether SDMA be 1 to come judgment data to write according to the data block number, if write, sends the direct memory access stop signal to the SD controller, finishes read operation; Otherwise the data block number is subtracted 1, will read the byte number of a cyclic address change data block, whether enable signal is read in the continuation detection effective.
Further, above-mentioned direct memory access method also can have following characteristics: in the described step (E), the SD controller is changed to the effective while will writing enable signal, also writes the done state signal to what whether SDMA output indication current data block write operation made mistakes; SDMA detects and writes enable signal when effective, also judge that current data block is write and whether make mistakes according to the done state of writing that returns, if do not make mistakes, then will and DMA between the enable signal of writing be changed to effectively, if make mistakes, then export an error status signal to DMAC; DMAC writes enable signal and effectively detects also simultaneously whether this error status signal is arranged detecting, if any, then carry out error handling processing, as not having, carry out write operation again.
SD card read-write interface circuit of the present invention comprises and is used for realizing and the secure digital storage card, be the communication protocol of SD card the SD controller, be connected the interface circuit SDMA between SD controller and the direct memory access controller DMAC, this SDMA is used to realize communication and the data transmission between DMAC and the SD controller, further comprise SD controller state detection module, SD controller read-write sequence generation module, dma state detection module, DMA read-write sequence generation module and protocal analysis execution module, wherein:
Described SD controller state detection module is used to detect reading and writing enable signal and the data block reading and writing status signal that the SD controller sends, issuing the protocal analysis execution module after the signal Synchronization;
Described SD controller read-write sequence generation module is used to receive the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the SD controller;
Described dma state detection module is used to detect request signal, status signal that DMA sends, reads enable signal and write enable signal, issuing the protocal analysis execution module after the signal Synchronization;
Described DMA read-write sequence generation module receives the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the DMAC;
Described protocal analysis execution module, be used for the signal that sends according to SD controller state detection module, dma state detection module, the operation that decision need be carried out, control SD controller read-write sequence generation module and DMA read-write sequence generation module produce corresponding clock signal.
As from the foregoing, the present invention is by being provided with the interface circuit between SD controller and the dma controller in the SD card read-write interface circuit, realized SD card memory of data direct access, and can further satisfy to SD card data fast, the needs of read-write, bug check in batches.
Description of drawings
Fig. 1 is the system chart of the invention process SD card read-write.
Fig. 2 is the unit composition diagram of the SDMA interface circuit between SD controller and the dma controller among Fig. 1.
Embodiment
The system chart of Fig. 1 embodiment of the invention SD card read-write, show SD-Reader of the present invention composition and with the annexation of other module.SD-Reader comprises two parts: first is SD controller (the SD controller also is abbreviated as SDC), is used to realize and the communication protocol of SD card, can stick into row control and reading and writing data to SD by the SD bus, can be with reference to existing standard.Second portion is the interface circuit between SD controller and the dma controller (being designated hereinafter simply as DMAC), hereinafter referred to as SDMA, is used to realize communication and data transmission between DMAC and the SD controller, is the content that emphasis of the present invention will be discussed.
As shown in Figure 2, SDMA comprises SD controller state detection module, SD controller read-write sequence generation module, dma state detection module, DMA read-write sequence generation module and protocal analysis execution module.This circuit can use field programmable gate array (FPGA) or special IC (ASIC) to realize.It is to write the Verilog code that FPGA or ASIC realize the simplest, and the circuit of present embodiment is realized with the Verilog code.Wherein:
SD controller state detection module is used to detect reading and writing enable signal and the data block reading and writing status signal that the SD controller sends, issuing the protocal analysis execution module after the signal Synchronization.
SD controller read-write sequence generation module receives the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the SD controller.
The dma state detection module detects request signal, status signal that DMA sends, reads enable signal and write enable signal, issuing the protocal analysis execution module after the signal Synchronization.
DMA read-write sequence generation module receives the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the DMAC.
The protocal analysis execution module, be used for the signal that sends according to SD controller state detection module, dma state detection module, the operation that decision need be carried out, control SD controller read-write sequence generation module and DMA read-write sequence generation module produce corresponding clock signal, thereby realize host-host protocol of the present invention.
The data communication protocol that present embodiment relates to comprises communication protocol between SDMA and the DMAC and the communication protocol between SDMA and the SD controller, has defined the process and the sequential of reading and writing data.Wherein:
Equipment may further comprise the steps with the process of dma mode from SD card read data:
Step 1, DMAC will and SDMA between reading request signal be changed to effectively, simultaneously, the number of the address of the data that output will be read and the data block that will read, the length of data block is to define in the SD card host-host protocol, a block of present embodiment comprises 512 Byte;
Step 2, SDMA detect reading request signal effectively after, at first note the address and the data block number of the data that will read, detect the state of SD controller then, as detect the SD controller free time, carry out next step;
Step 3, SDMA sends out the DMA enabling signal of a clock period width to the SD controller, and the address and the data block number of the data that will read are simultaneously delivered on the bus signals;
Whether step 4, SD controller receive after the enabling signal, be 1 to send to the SD card that the forms data piece is read or the read command of multidata piece according to the data block number, and deposit the data that the SD card of receiving is sent in local buffer memory;
Step 5, subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
The SD controller detects in the buffer memory after the data of a data block, the enable signal of reading between SD controller and the SDMA is changed to effectively, wait for that SDMA reads data, and read the done state signal to what whether the read operation of SDMA output indication current data block made mistakes;
SDMA detects and reads enable signal when effective, judge that according to the done state of reading that returns current data block reads whether to make mistakes, if do not make mistakes, the enable signal of then putting between SDMA and the DMA of reading is effectively, notice DMAC reads current block, if make mistakes, export an error status signal (can put this simultaneously and read enable signal) for effective to DMAC; Whether judgment data piece number is 1 then, if then read operation finishes, sends the DMA transmission stop signal of a clock period to the SD controller; Otherwise the data block number is subtracted 1, will read the address and add 512, continue to detect;
When DMAC detects and reads enable signal and effectively and not make mistakes, it is invalid at first putting reading request signal, put read signal then effectively and keep 512 clock period, read the data of a data block from data bus, up to the data that read all data blocks, if find to make mistakes, then make the fault reason.
In the above flow process, read the response signal that enable signal is equivalent to reading request signal between SDMA and DMAC, the two has realized once shaking hands.
Equipment may further comprise the steps with the process of dma mode to SD card write data:
Steps A, it is effectively that DMAC puts the written request signal that outputs to SDMA, simultaneously, the address of the data that output will be write and data block number;
Step B, SDMA detect this write request effectively after, at first note the address and the data block number of the data that will write, detect the state of SD controller then, as detect the SD controller free time, carry out next step;
Step C, SDMA sends out the DMA enabling signal of a clock period width to the SD controller, and the address and the data block number of the data that will write are simultaneously delivered on the bus signals;
Whether step D after the SD controller is received enabling signal, is 1 to send to the SD card that the forms data piece is write or multidata piece write order according to the data block number;
Step e, SD controller after receiving the writeable response of indication that the SD card returns, will and SDMA between the enable signal of writing be changed to effectively, wait for that SDMA writes data;
Step F, SDMA detect and the SD controller between write enable signal effectively after, will and DMAC between the enable signal of writing be changed to effectively;
Step H, subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
DMAC detect write enable signal effectively after, be ready to the data of current data block earlier, put write signal effectively and keep 512 clock period, the data of a data block are delivered on the data bus to write the SD controller cache, it is invalid will putting signal afterwards again, as detect the write error signal, carry out error handling processing;
After SDMA detects DMAC and has write the data of a data block in the buffer memory of SD controller, will and the SD controller between write signal be changed to effectively; Detect and the SD controller between write enable signal when effective, whether judgment data piece number is 1, if, send the DMA stop signal of a clock period to the SD controller, finish write operation; Otherwise, the data block number is subtracted 1, write address adds 512, further the done state of writing that returns according to the SD controller is judged whether write error of current data block, if, notice DMAC, as not makeing mistakes, will and DMAC between the enable signal of writing be changed to effectively;
The SD controller detect and SDMA between write signal effectively after, according to the SD agreement data are write the SD card, then will and SDMA between the enable signal of writing be changed to effectively, and return the done state of writing of current data block.
Among above-mentioned steps H and the I, SDMA then drags down and writes enable signal as detecting write error, and will write status signal every a clock period and draw high and drag down, if do not detect write error, then only need drag down and write enable signal and notify the DMAC current data block to write end.But, be not limited to adopt such signal.
In sum, the present invention has realized the reading and writing data SD card of dma mode between equipment and the SD card, and supports the DMA transmission of multidata piece and forms data piece, has error flag.
On the basis of the foregoing description, various conversion can also be arranged, for example, on some equipment, only need to realize, then can cancel the correlation module and the flow process of write data from the SD card with dma mode reading of data from the SD card.
For example, in another embodiment, also can once only realize the read-write of a data blocks of data, at this moment then can cancel in the embodiment flow process about the signal of data block number and relevant decision operation.
And for example, in another embodiment, make mistakes, can in transmission course, not carry out verification, handle, also be fine and change into by the equipment upper level applications for data.
Claims (10)
1, a kind of direct memory access method of secure digital storing card data, be applied to the secure digital storage card, be that the SD card reaches the system that forms by the coupled equipment of SD card read-write interface, also comprise a direct memory access controller DMAC in this equipment, this SD card read-write interface comprises SD controller and the interface circuit SDMA between this SD controller and DMAC, this method comprises the process of equipment from SD card read data, and this process may further comprise the steps:
(a) DMAC will and SDMA between reading request signal be effectively, the address of the data that output simultaneously will be read;
(b) SDMA detect reading request signal effectively after, note the address of the data that will read, send the direct memory access enabling signal to the SD controller then, the address of the data that will read is simultaneously delivered on the bus signals;
(c) the SD controller is received after the enabling signal, sends data block to the SD card and reads read command, and deposit the data that the SD card of receiving is sent in local buffer memory;
(d) subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
The SD controller detects in the buffer memory after the data of a data block, will and SDMA between the enable signal of reading be changed to effectively, wait for that SDMA reads data;
SDMA detects and reads enable signal when effective, runs through as data, return the direct memory access stop signal to the SD controller, as do not run through, again will and DMA between the enable signal of reading be changed to effectively the data that notice DMAC reads current data block;
DMAC detects and reads enable signal when effective, and it is invalid putting reading request signal, puts read signal then effectively and keep, and reads the data of a data block from data bus, reads that to finish rearmounted read signal invalid.
2, direct memory access method as claimed in claim 1 is characterized in that, in the described step (a), DMAC also exports the number of the data block that will read to SDMA; In the described step (b), SDMA notes this data block number simultaneously, and this number is delivered on the bus; In the described step (c), whether the SD controller is 1 to send to the SD card that the forms data piece is read or the read command of multidata piece according to the data block number; In the described step (d), whether whether SDMA be to be 1 to come judgment data to run through according to the data block number, if, send the direct memory access stop signal to the SD controller, finish read operation; Otherwise the data block number is subtracted 1, will read the byte number of a cyclic address change data block, whether enable signal is read in the continuation detection effective.
3, direct memory access method as claimed in claim 1 is characterized in that, in the described step (b), SDMA detects the state of SD controller earlier, as detects the SD controller free time, sends the direct memory access enabling signal to the SD controller again.
4, direct memory access method as claimed in claim 1, it is characterized in that, in the described step (d), the SD controller is changed to the effective while will reading enable signal, also reads the done state signal to what whether the read operation of SDMA output indication current data block made mistakes; SDMA detects and reads enable signal when effective, also judges that according to the done state of reading that returns current data block reads whether to make mistakes, if do not make mistakes, then will and DMA between the enable signal of reading be changed to effectively, if make mistakes, then export an error status signal to DMAC; DMAC reads enable signal and effectively detects also simultaneously whether this error status signal is arranged detecting, if any, then carry out error handling processing, as not having, carry out read operation again.
5, direct memory access method as claimed in claim 1 is characterized in that, this method comprises the process of equipment to SD card write data, and this process may further comprise the steps:
(A) DMAC puts the written request signal that outputs to SDMA for effectively, the address of the data that output simultaneously will be write;
(B) SDMA detect this write request effectively after, note the address of the data that will write, send the direct memory access enabling signal to the SD controller then, the address of the data that will write is simultaneously delivered on the bus signals;
(C) after the SD controller is received enabling signal, send the data block write order to the SD card, after receiving the writeable response of indication that the SD card returns, will and SDMA between the enable signal of writing be changed to effectively, wait pending data to write;
(D) SDMA detect and the SD controller between write enable signal effectively after, will and DMAC between the enable signal of writing be changed to effectively;
(E) subsequently, the following operation of SD controller, SDMA and DMAC executed in parallel:
DMAC detect write enable signal effectively after, be ready to the data of current data block earlier, put write signal effectively and keep, the data of a data block are delivered on the data bus to write the buffer memory of SD controller, it is invalid will putting signal afterwards again;
After SDMA detects DMAC and has write the data of a data block in the buffer memory of SD controller, will and the SD controller between write signal be changed to effectively; Detect and the SD controller between write enable signal when effective, write as data, return the direct memory access stop signal to the SD controller, finish write data, as do not write, again will and DMAC between the enable signal of writing be changed to effectively;
The SD controller detect and SDMA between write signal effectively after, according to the SD agreement data are write the SD card, then will and SDMA between the enable signal of writing be changed to effectively.
6, direct memory access method as claimed in claim 5 is characterized in that, in the described step (B), SDMA detects the state of SD controller earlier, as detects the SD controller free time, sends the direct memory access enabling signal to the SD controller again.
7, direct memory access method as claimed in claim 5 is characterized in that, in the described step (A), DMAC also exports the number of the data block that will read to SDMA; In the described step (B), SDMA notes this data block number simultaneously, and this number is delivered on the bus; In the described step (C), whether the SD controller is 1 to send to the SD card that the forms data piece is write or multidata piece write order according to the data block number; In the described step (E), whether whether SDMA be 1 to come judgment data to write according to the data block number, if write, sends the direct memory access stop signal to the SD controller, finishes read operation; Otherwise the data block number is subtracted 1, will read the byte number of a cyclic address change data block, whether enable signal is read in the continuation detection effective.
8, direct memory access method as claimed in claim 5, it is characterized in that, in the described step (E), the SD controller is changed to the effective while will writing enable signal, also writes the done state signal to what whether SDMA output indication current data block write operation made mistakes; SDMA detects and writes enable signal when effective, also judge that current data block is write and whether make mistakes according to the done state of writing that returns, if do not make mistakes, then will and DMA between the enable signal of writing be changed to effectively, if make mistakes, then export an error status signal to DMAC; DMAC writes enable signal and effectively detects also simultaneously whether this error status signal is arranged detecting, if any, then carry out error handling processing, as not having, carry out write operation again.
9, a kind ofly be used to realize the secure digital storage card read-write interface circuit of method according to claim 1, comprise and be used for realizing and the secure digital storage card, it is the SD controller of the communication protocol of SD card, it is characterized in that, also comprise the interface circuit SDMA that is connected between SD controller and the direct memory access controller DMAC, this SDMA is used to realize communication and the data transmission between DMAC and the SD controller, further comprise SD controller state detection module, SD controller read-write sequence generation module, the dma state detection module, DMA read-write sequence generation module and protocal analysis execution module, wherein:
Described SD controller state detection module is used to detect reading and writing enable signal and the data block reading and writing status signal that the SD controller sends, issuing the protocal analysis execution module after the signal Synchronization;
Described SD controller read-write sequence generation module is used to receive the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the SD controller;
Described dma state detection module is used to detect request signal, status signal that DMA sends, reads enable signal and write enable signal, issuing the protocal analysis execution module after the signal Synchronization;
Described DMA read-write sequence generation module receives the instruction of protocal analysis execution module, and judgement is read or write operation, produces the data transmission between clock signal realization and the DMAC;
Described protocal analysis execution module, be used for the signal that sends according to SD controller state detection module, dma state detection module, the operation that decision need be carried out, control SD controller read-write sequence generation module and DMA read-write sequence generation module produce corresponding clock signal.
10, SD card read-write interface circuit as claimed in claim 9 is characterized in that, this circuit can be realized with field programmable gate array or special IC.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100121891A CN100365606C (en) | 2006-06-09 | 2006-06-09 | Direct memory access method for data of secure digital memory card and interface circuit therefor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100121891A CN100365606C (en) | 2006-06-09 | 2006-06-09 | Direct memory access method for data of secure digital memory card and interface circuit therefor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1866232A true CN1866232A (en) | 2006-11-22 |
| CN100365606C CN100365606C (en) | 2008-01-30 |
Family
ID=37425257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100121891A Expired - Fee Related CN100365606C (en) | 2006-06-09 | 2006-06-09 | Direct memory access method for data of secure digital memory card and interface circuit therefor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100365606C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101853230A (en) * | 2010-05-25 | 2010-10-06 | 无锡中星微电子有限公司 | Pin data transmission method |
| CN102591824A (en) * | 2011-12-27 | 2012-07-18 | 深圳国微技术有限公司 | DMA (direct memory access) controller for controlling security data transfer in SOC (system on a chip) chip system |
| CN110399099A (en) * | 2019-06-28 | 2019-11-01 | 苏州浪潮智能科技有限公司 | Data mover system and method |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI258077B (en) * | 2004-05-11 | 2006-07-11 | Winbond Electronics Corp | Method of DMA and program DMA controller for card reader |
| TWI252979B (en) * | 2004-10-14 | 2006-04-11 | Siliconmotion Inc | Controller having auto-run function |
| CN100365607C (en) * | 2004-12-31 | 2008-01-30 | 北京中星微电子有限公司 | Apparatus and method for controlling SD card interface |
-
2006
- 2006-06-09 CN CNB2006100121891A patent/CN100365606C/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101853230A (en) * | 2010-05-25 | 2010-10-06 | 无锡中星微电子有限公司 | Pin data transmission method |
| CN101853230B (en) * | 2010-05-25 | 2013-03-13 | 无锡中星微电子有限公司 | Pin data transmission method |
| CN102591824A (en) * | 2011-12-27 | 2012-07-18 | 深圳国微技术有限公司 | DMA (direct memory access) controller for controlling security data transfer in SOC (system on a chip) chip system |
| CN102591824B (en) * | 2011-12-27 | 2014-11-05 | 深圳国微技术有限公司 | DMA (direct memory access) controller for controlling security data transfer in SOC (system on a chip) chip system |
| CN110399099A (en) * | 2019-06-28 | 2019-11-01 | 苏州浪潮智能科技有限公司 | Data mover system and method |
| CN110399099B (en) * | 2019-06-28 | 2023-01-10 | 苏州浪潮智能科技有限公司 | Data migration system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100365606C (en) | 2008-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1737781A (en) | Controller apparatus and method for improved data transfer | |
| CN1825295A (en) | Data transmission control device, image processing unit, and data transmission control method | |
| CN1700196A (en) | System and method for accessing controller communication data through direct memory | |
| CN1222951C (en) | Real-time processing method for flash storage | |
| CN1866230A (en) | Memory arbitrator with waiting mechanism | |
| CN1866232A (en) | Direct memory access method for data of secure digital memory card and interface circuit therefor | |
| CN1435758A (en) | Memory, data processing method and data processing program | |
| CN1278249C (en) | Memory control for multiple read requests | |
| CN1896971A (en) | Operating system supplemental disk caching system and method | |
| CN101056316A (en) | A method for the PCI Ethernet media to access the controller transmission data | |
| CN1975935A (en) | External storing performance testing method and apparatus | |
| CN1459112A (en) | Storage device | |
| CN1725205A (en) | Combined access device and method of controller and multiple programmable logical device | |
| CN1975699A (en) | Serial peripheral interface control device, system and determining method thereof | |
| CN1815454A (en) | Method for controlling flash memory access time, access system of flash memory and flash memory controller | |
| CN1650288A (en) | Method for fetching data from a non-volatile memory in an integrated circuit and corresponding integrated circuit | |
| US20230035810A1 (en) | Method for data processing of frame receiving of an interconnection protocol and storage device | |
| WO2009121307A1 (en) | Computer and data storing method | |
| CN1949163A (en) | Virtual FIFO internal storage realizing method and controlling device thereof | |
| CN1725204A (en) | Method for connecting read-write squeece technology to non-standard temporary storage in normalized device | |
| CN1284064C (en) | Universal FIFO interface testing equipment and system | |
| CN1821944A (en) | Method for writing data into memory and the control device | |
| CN1238788C (en) | First-in first-out register quenue arrangement capable of processing variable-length data and its control method | |
| CN1900922A (en) | Direct internal storage eccess operation method of microcomputer system | |
| CN1284085C (en) | Apparatus and method for deriving data of peripheral equipments interconnection bus using debug card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080130 Termination date: 20200609 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |