CN1795652A - Timing reproduction circuit and reception device - Google Patents

Timing reproduction circuit and reception device Download PDF

Info

Publication number
CN1795652A
CN1795652A CN200480004969.0A CN200480004969A CN1795652A CN 1795652 A CN1795652 A CN 1795652A CN 200480004969 A CN200480004969 A CN 200480004969A CN 1795652 A CN1795652 A CN 1795652A
Authority
CN
China
Prior art keywords
phase
timing
branch
unit
preamble
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200480004969.0A
Other languages
Chinese (zh)
Inventor
大久保政二
佐野裕康
后藤健太郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN1795652A publication Critical patent/CN1795652A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B7/00Radio transmission systems, i.e. using radiation field
    • H04B7/02Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/08Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
    • H04B7/0837Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using pre-detection combining
    • H04B7/084Equal gain combining, only phase adjustments
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/007Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/041Speed or phase control by synchronisation signals using special codes as synchronising signal

Abstract

A timing reproduction circuit performs timing reproduction by using a preamble signal for N (N is a natural number) branches. For example, preamble phase fluctuation amount calculation sections (11-1 to 11-N) perform over-sampling of the symbol rate multiplied by S for the base band phase signal of the preamble signal for the N branches and calculate a phase fluctuation amount at a particular time interval of the base band phase data on each branch obtained. A power-weighted coefficient calculation section performs sampling of the reception signal power of the preamble signal for the N branches at an arbitrary time interval and calculates a power-weighted coefficient for the N branches according to the reception signal power data obtained. Multipliers (13-1 to 13-N) multiply each of the branch phase fluctuation amounts by the corresponding power-weighted coefficient. An adder combines the multiplication results of the respective branches and calculates a combined phase fluctuation amount.

Description

Timing reproduction circuit and receiving system
Technical field
The present invention relates to a kind of receiving system that constitutes digit wireless communication system, in detail, relate to a kind of interior timing reproduction circuit of receiving system that utilizes preamble to carry out timing regeneration.
Background technology
Below, existing timing reproduction circuit is described.
In recent years, adopt the digit wireless communication system of PSK (Phase Shift Keying) modulation system to drop into practical.In the timing reproduction circuit in constituting diversity (diversity) receiving system of this digit wireless communication system, for example the received signal of having carried out the random data that PSK modulates is carried out timing regeneration (with reference to patent documentation 1).
The action of the existing diversity receiving device of record in the above-mentioned patent documentation 1 is described here.In addition, be simplified illustration here, establishing branches is 2.
At first, in existing diversity receiving device, utilize 2 antennas to receive psk modulation signal, and respectively each psk modulation signal is carried out detection, the result obtains baseband phase signal and received signal power.At this moment, for example carry out detection by amplitude limiter, band pass filter or frequency mixer etc.
Then, in diversity receiving device, 4 times clock with symbol frequency carries out over-sampling to above-mentioned each baseband phase signal that obtains respectively, generates base band receiving phase data.The base band receiving phase data of the branch of select in 2 base band receiving phase data then,, corresponding received signal power is big.
Then, in diversity receiving device, utilize the above-mentioned base band receiving phase data of selecting to carry out timing regeneration described later and handle (processing of existing timing reproduction circuit), and control the phase place of 4 times of regeneration time clocks, sample in over-sampling is handled, Nyquist is put locational baseband phase signal.And, generate the regeneration symbol clock that is used for extracting the Nyquist point data from the above-mentioned base band receiving phase data of selecting.
At last, in diversity receiving device, utilize the regeneration symbol clock of above-mentioned generation, from the above-mentioned base band receiving phase data of selecting, extract the Nyquist point data.
The processing of timing reproduction circuit when then, explaining above-mentioned timing regeneration.At first, in existing timing reproduction circuit, use the base band receiving phase data of 4 times of over-samplings, obtain synthetic symbol frequency components data of obtaining according to odd samples phase place variation at interval of odd number series and the synthetic symbol frequency components data of obtaining according to even samples phase place variation at interval of even number series.In addition, because when asking synthetic symbol frequency components data of this odd number series and even number series to synthesize the symbol frequency components data, the signed magnitude arithmetic(al) that is equivalent to double and handles is so synthetic symbol frequency components data of odd number series and the synthetic symbol frequency components data of even number series all have symbol frequency components for sending DS arbitrarily.
Then, in timed regenerator, to the synthetic symbol frequency components data after synthetic symbol frequency components data of odd number series and the synthetic symbol frequency components data addition of even number series, make it multiply by the cosine wave component and the component sine waves of symbol period respectively, and the symbol frequency components that will synthesize the symbol frequency components data is carried out frequency inverted, convert DC component to, obtain plural DC in-phase component and plural DC quadrature component.And, to plural DC in-phase component and the processing of plural averaging of DC quadrature component, obtain the DC in-phase component after the equalization and the arc tangent of plural DC quadrature component, thereby the timing phase of inferring 4 times of clocks of regeneration and Nyquist point is poor by respectively.
At last, poor by the above-mentioned timing phase of inferring of phase deviation that makes regeneration symbol clock and 4 times of clocks of regeneration in timing reproduction circuit, generate and the synchronous regeneration time clock of Nyquist point.
As mentioned above, in existing diversity receiving device, can from any transmission DS after the PSK modulation, extract the Nyquist point data.
Patent documentation 1: specially permit No. 3286885.
Yet, in the existing timing reproduction circuit of above-mentioned patent documentation 1 record, because being the arbitrary data series of having carried out the PSK modulation, the supposition received signal carries out timing regeneration, so the problem that exists is, the processing of when asking the synthetic symbol frequency components data of synthetic symbol frequency components data of odd number series and even number series, must doubling, even when the preamble that receives as known pattern, also produce the multiplication loss, be difficult to realize at high speed regularly synchronously.
Summary of the invention
The present invention makes in view of the above problems, and its purpose is to provide a kind of timing reproduction circuit, in the receiving system that uses 1 or 1 above antenna, realizes that high speed and high-precision timing are synchronous.
In addition, its purpose is to provide a kind of receiving system, utilizes from realizing the Nyquist point data of the timing reproduction circuit output that above-mentioned high speed and high-precision timing are synchronous, realizes high-precision demodulation characteristics.
The antenna of timing reproduction circuit utilization of the present invention by the individual branch of N (N is a natural number) receives, the preamble that has passed through the PSK modulation carries out timing regeneration, it is characterized in that, for example have: N preamble calculated the unit with the phase place variation, and (preamble that is equivalent to the aftermentioned execution mode is calculated the 11-1 of portion~11-N) with the phase place variation, baseband phase signal to the preamble of a described N branch, carry out S (S is the natural number more than 2 or 2) times over-sampling of character rate respectively, calculate the phase place variation of baseband phase data in specified time interval of each branch that obtains; The power weightings coefficient is calculated unit (be equivalent to the power weightings coefficient and calculate unit 12), respectively the received signal power of the preamble of a described N branch is sampled with time interval arbitrarily, according to the received signal power data that obtain, calculate the power weightings coefficient of N branch; The weighting multiplication unit (is equivalent to multiplier 13-1~13-N), make phase place variation and each self-corresponding power weightings multiplication of described each branch respectively; Calculate unit (being equivalent to addition portion 14) with the synthesis phase variation, the multiplied result of synthetic described each branch is calculated the synthesis phase variation.
And, it is characterized in that, also have: 1/2 symbol frequency components extracting unit (being equivalent to 1/2 symbol frequency components extracting part 15), make described synthesis phase variation multiply by the cosine wave component and the component sine waves of 2 symbol periods respectively, extract the real component and the imaginary number component of 1/2 symbol frequency components complex signal; Equalization unit (being equivalent to equalization portion 16) makes the real component and the imaginary number component equalization of described 1/2 symbol frequency components complex signal respectively; Calculate unit (be equivalent to preamble and calculate portion 17) with preamble with the timing phase complex signal with the timing phase complex signal, obtain the real component of 1/2 symbol frequency components complex signal after the described equalization and the argument of imaginary number component, calculating with the phase place of 2 times of this arguments is the preamble timing phase complex signal of argument.
And, it is characterized in that, also have: regeneration symbol clock generation unit (being equivalent to phase shifting control/frequency division department 18), T times of clock to about T (T is the natural number more than 2 or 2) with character rate clock speed doubly carries out frequency division, make the phase deviation of this frequency-dividing clock be equivalent to the phase mass of the argument of described preamble timing phase complex signal, generate the regeneration symbol clock.
According to the present invention, use that above-mentioned preamble is calculated the unit with the phase place variation and above-mentioned synthesis phase variation is calculated the unit, utilize to obtain the synthetic synthesis phase variation that gains of branch more and carry out timing and infer, so when preamble receives, can carry out high speed and high-precision timing is inferred.
In addition, owing to when preamble receives, carry out timing regeneration, when preamble receives end, timing phase when keeping preamble to receive carries out the frequency division of benchmark T times clock, generate regeneration symbol clock and U times of clock of regeneration, so when the random data after preamble receives end receives, also can remain on the high-precision timing phase synchronous regime of inferring when preamble receives.
Description of drawings
Fig. 1 is the figure of structure example of the timing reproduction circuit of expression execution mode 1.
Fig. 2 is the figure of structure example of the receiving system of expression execution mode 1.
Fig. 3 is the action exemplary plot regularly of expression timing regeneration portion.
Fig. 4 is the structure example of portion is calculated in the expression preamble with the phase place variation figure.
Fig. 5 is that expression is input to the exemplary plot that the difference value of portion is removed in phase deviation.
Fig. 6 is the exemplary plot of expression from the difference value of the phase deviation portion of removing output.
Fig. 7 is the figure that expression power weightings coefficient is calculated the structure example of portion.
Fig. 8 is the structure example of portion is calculated in the expression preamble with the timing phase complex signal figure.
Fig. 9 is the figure of the structure example of expression phase shifting control/frequency division department.
Figure 10 is the figure of the action example of expression rising edge test section.
Figure 11 is the figure of structure example of the timing reproduction circuit of expression execution mode 2.
Figure 12 is the figure of structure example of the receiving system of expression execution mode 2.
Figure 13 is the action exemplary plot regularly of expression timing regeneration portion.
Figure 14 is the figure that expression timing phase complex signal is calculated the structure example of portion.
Figure 15 is the action exemplary plot regularly of expression timing regeneration portion.
Figure 16 is the figure of structure example of the receiving system of expression execution mode 3.
Figure 17 is the figure of structure example of the timing reproduction circuit of expression execution mode 3.
Figure 18 is the figure of structure example of the timing reproduction circuit of expression execution mode 3.
Embodiment
Below, the timing reproduction circuit that present invention will be described in detail with reference to the accompanying and the execution mode of receiving system.In addition, the present invention is not limited by this execution mode.
(execution mode 1)
In execution mode 1, illustrate to receive the data of the preamble that comprises 2 symbol periods have been carried out signal that obtains after the PSK modulation and the timing reproduction circuit that carries out timing regeneration with the reception antenna more than 1 or 1; With use this timing reproduction circuit to carry out the receiving system (especially, being diversity receiving device when the reception antenna that uses more than 2 or 2) of data demodulates.
Fig. 1 is the figure of structure example of the timing reproduction circuit of the execution mode 1 of expression with the individual reception antenna of N (N is the integer more than 1 or 1).This timing reproduction circuit has: reception antenna 1-1~1-N, detection section 2-1~2-N, the 3-1~3-N of sampling portion, 4-1~4-N and timing regeneration portion 5.
In addition, above-mentioned timing regeneration portion 5 has: preamble is calculated the 11-1~11-N of portion, power weightings coefficient with the phase place variation and is calculated portion 12, multiplier 13-1~13-N, addition portion 14,1/2 symbol frequency components extracting part 15, equalization portion 16, preamble and calculate portion 17, phase shifting control/frequency division department 18 and reference clock generating unit 19 with the timing phase complex signal.
In addition, Fig. 2 is the figure of structure example of the receiving system of the expression execution mode 1 that comprises above-mentioned timing reproduction circuit.This receiving system also has Nyquist point extracting part 21-1~21-N and diversity/demodulation section 22 on the basis of the structure of above-mentioned timing reproduction circuit.
The action summary of the receiving system of execution mode shown in Figure 21 is described here.
The receiving system of present embodiment receives psk modulation signal with the individual reception antenna 1-1 of N (N is a natural number)~1-N, and detection section 2-1~2-N carries out detection to the signal of each branch, obtains baseband phase signal and received signal power respectively.
In the 3-1~3-N of sampling portion,,, export the received signal power data of each branch to sampling by the received signal power after each self-corresponding detection section 2-1~2-N detection at the rising edge of the regeneration U times clock that generates by timing regeneration described later portion 5.Wherein, U is the natural number more than 2 or 2.
In addition, in the 4-1~4-N of sampling portion,,, export the baseband phase data of each branch to sampling by the baseband phase signal after each self-corresponding detection section 2-1~2-N detection at the rising edge of the benchmark S times clock that generates by timing regeneration described later portion 5.Wherein, S is the natural number more than 2 or 2.
In timing regeneration portion 5, the former clock that shakes of receiving system doubled handle or frequency division is handled, generate the benchmark S times clock of S clock speed doubly with character rate.And, when preamble receives, according to the baseband phase data of each branch of the received signal power data of each branch of the 3-1 of sampling portion~3-N output and the 4-1 of sampling portion~4-N output, generate with the Nyquist of received signal synchronously and have with the regeneration symbol clock of the clock speed of character rate same degree and with the Nyquist of received signal synchronously and regeneration U times clock with clock speed of about U times of character rate.Here, owing to use known preamble, thus processings of needn't doubling, thus the deterioration that causes by multiplication loss can be alleviated, so can carry out high speed and high-precision timing is inferred.
In Nyquist point extracting part 21-1~21-N, with the rising edge of the synchronous above-mentioned regeneration symbol clock of the Nyquist point of received signal, to sampling, export the Nyquist point baseband phase data and the Nyquist point received signal power data of each branch by baseband phase signal and received signal power after each self-corresponding detection section 2-1~2-N detection.
In diversity/demodulation section 22, minute assemble according to the Nyquist point baseband phase data of each branch of Nyquist point extracting part 21-1~21-N output and Nyquist point received signal power data, and the received signal after branch assembled is carried out demodulation, demodulated output data.
In addition, though what illustrate is in the 3-1~3-N of sampling portion of above-mentioned receiving system, the situation of sampling at the received signal power of rising edge after of U times of clock of regeneration to self-corresponding detection section 2-1~2-N detection by each, but the restriction especially of employed clock of sampling, for example also can use to the former clock that shakes double or frequency division after the reference clock that generates.
In addition, though what illustrate is in the 4-1~4-N of sampling portion of above-mentioned receiving system, the situation that baseband phase signal after the rising edge of benchmark S times clock is to self-corresponding detection section 2-1~2-N detection by each is sampled, but the not restriction especially of employed clock of sampling, for example, so long as the clock of the speed more than 2 times or 2 times of character rate just can use the regeneration time clock that is generated by timing regeneration portion 5.
Then, utilize Fig. 1 that the action of the timing regeneration portion 5 of execution mode 1 is described.
At first, in the timing regeneration portion 5 of present embodiment, the former clock that shakes that 19 pairs of receiving systems of reference clock generating unit have carries out the frequency division processing or multiplication is handled, and generates the benchmark T times clock of the about T clock speed doubly with character rate and the benchmark S times clock of the clock speed doubly of the about S with character rate.Wherein, T is the natural number more than 2 or 2.
Calculate among the 11-1~11-N of portion with the phase place variation in preamble, at calculating the phase place variation of every special time by the baseband phase data of each branch after each self-corresponding sampling 4-1 of portion~4-N sampling.For example, carry out in application under the situation of [1001] pattern as preamble of the π of differential coding/4 skew QPSK (Quadrature Phase Shift Keying) modulation, the phase place variation when preamble receives is the signal of 2 symbol periods shown in Figure 5 as described later.In addition, because preamble is a known signal, so the processing of when asking the phase place variation, needn't doubling.
Calculate in the portion 12 at the power weightings coefficient,, calculate the power weightings coefficient of the likelihood of the received signal of representing each branch according to received signal power data by each branch after the 3-1 of sampling portion~3-N sampling.
In multiplier 13-1~13-N, make the phase place variation and the power weightings multiplication of respective branches respectively, export its multiplied result.
In addition portion 14, make the multiplied result addition of each branch of multiplier 13-1~13-N output, the synthesis phase variation that output obtains by this addition at predetermined branch.In addition, the same with above-mentioned phase place variation when receiving the preamble that changes by 2 symbol periods, obtain the signal of synthesis phase variation as 2 symbol periods.In addition, owing to calculate processings of not doubling when asking the phase place variation among the 11-1~11-N of portion with the phase place variation, so in the addition here, multiplication loses less, can obtain the gain of synthesizing based on branch more in preamble.
In 1/2 symbol frequency components extracting part 15, make the cosine wave component and the component sine waves that multiply by 2 symbol periods as the synthesis phase variation of the signal of 2 symbol periods respectively, and 1/2 symbol frequency components of synthesis phase variation carried out frequency inverted, convert DC component to, export the real component of 1/2 symbol frequency components complex signal and the imaginary number component of 1/2 symbol frequency components complex signal.
In equalization portion 16, respectively to the averaging of imaginary number component of the real component and the 1/2 symbol frequency components complex signal of above-mentioned 1/2 symbol frequency components complex signal.In addition, the argument Δ θ of the imaginary number component of the real component of 1/2 symbol frequency components complex signal after the equalization and 1/2 symbol frequency components complex signal after the equalization represents that the Nyquist point of per 2 symbol periods is poor with the timing phase of benchmark S times clock.
Calculate in the portion 17 with the timing phase complex signal in preamble, according to the real component of 1/2 symbol frequency components complex signal after the equalization and the imaginary number component of 1/2 symbol frequency components complex signal, generation has the preamble timing phase complex signal of 2 times the phase place of argument Δ θ as argument.In addition, the Nyquist point of per 1 symbol period of [2 * Δ θ] expression is poor with the timing phase of benchmark S times clock.
In phase shifting control/frequency division department 18, benchmark T times clock is carried out frequency division, generate and the clock of character rate same degree and about U clock doubly of character rate.And, make respectively with frequency division after the clock of character rate same degree and the phase mass of about U relative symbol period phase shift of clock [2 * Δ θ] doubly of character rate, generate regeneration symbol clock and U times of clock of regeneration.Benchmark S times clock is the clock that generates from the identical former clock that shakes with benchmark T times clock, and the phase mutually synchronization is so the regeneration symbol clock of Sheng Chenging is synchronous with regenerate U times of clock and Nyquist point as mentioned above.
Like this, the timing regeneration portion 5 of present embodiment has used preamble and has calculated 11-1~11-N of portion and addition portion 14 with the phase place variation, and use to obtain the synthetic synthesis phase variation that gains of branch more and carry out timing and infer, so when receiving, preamble can carry out high speed and high-precision timing is inferred.
In addition, the timing regeneration portion 5 of present embodiment can not carry out timing and infers when sending data for random data.; as shown in Figure 3; added at front end under the situation of received signal of preamble; when receiving, use preamble timing regeneration portion 5 to carry out timing regeneration; when preamble receives end; timing phase when keeping preamble to receive carries out the frequency division of benchmark T times clock, generates regeneration symbol clock and U times of clock of regeneration.Like this, when the random data after preamble receives end receives, the high-precision timing phase synchronous regime of inferring in the time of also can keeping preamble to receive.Fig. 3 is the action exemplary plot regularly of expression timing regeneration portion 5.
In addition, in above-mentioned timing regeneration portion 5, generated 2 kinds of regeneration time clocks (regeneration time clock and U times of clock of regeneration), but do not limited the generation number of regeneration time clock, as long as generate the regeneration time clock more than a kind or a kind.
Then, illustrate that above-mentioned preamble calculates the action of the 11-1~11-N of portion with the phase place variation.Fig. 4 be for example represent n (n=1,2 ..., N) figure that the preamble of individual branch is calculated the structure example of the 11-n of portion with the phase place variation, have: the 37-n of portion, 38-n are removed in 1 sample delay device 31-n~34-n, subtracter 35-n, 36-n and phase deviation.In addition, be to calculate the action of the 11-n of portion with the phase place variation here, but other preamble is moved similarly with the phase place variation portion of calculating as example explanation preamble.
Calculate among the 11-n of portion with the phase place variation in preamble, at first, 1 sample delay device 31-n, 32-n, 33-n, 34-n carry out exporting behind 1 cycle delay to the baseband phase data after being sampled by the 4-n of sampling portion with benchmark S times clock respectively.
Then, in subtracter 35-n, from the baseband phase data of having added 3 cycle delays by benchmark S times clock, deduct the baseband phase data of having added 1 cycle delay by benchmark S times clock, export this difference value (phase place variation).Here, described difference value is by mould 360[degree] calculating, have-180[degree]~180[degree] value.
Similarly, in subtracter 36-n, from the baseband phase data of having added 4 cycle delays by benchmark S times clock, deduct the baseband phase data that do not have delay, export this difference value (phase place variation).Here, described difference value is by mould 360[degree] calculating, have-180[degree]~180[degree] value.
Then, remove among the 37-n of portion in phase deviation, the higher limit and the lower limit sum that dephase the difference value after removing when the difference value from subtracter 35-n output is provided at noiseless approach 0 phase pushing figure.Output signal after the phase deviation is by mould 360[degree] calculating, have-180[degree]~180[degree] value.Fig. 5 is that expression is input to the exemplary plot that the difference value of the 37-n of portion (or 38-n) is removed in phase deviation, and Fig. 6 is the difference value of the 37-n of portion (or 38-n) output is removed in expression from phase deviation a exemplary plot.For example, as shown in Figure 5, the higher limit of carrying out the difference value of [1001] patterns differential coding, π/4 skew QPSK modulation is about π/4, and lower limit is about-3 π/4., as phase deviation, as shown in Figure 6, the higher limit of difference value is about pi/2 by additional π/4, and lower limit is about-pi/2.That is, even when superimposed noise, by calculating mould 360[degree], above-mentioned difference value is at+180[degree]~-180[degree] between the occurrence frequency of phase jitter reduce, can alleviate the deterioration of the regeneration time clock characteristic that causes by this phase jitter.
Similarly, remove among the 38-n of portion in phase deviation, the higher limit and the lower limit sum that dephase the difference value after removing when the difference value from subtracter 36-n output is provided at noiseless approach 0 phase pushing figure.Output signal after the phase deviation is by mould 360[degree] calculating, have-180[degree]~180[degree] value.
In the 39-n of addition portion, dephase the output results added of removing 37-n of portion and 38-n, with-360[degree]~360[degree] value output phase variation as its addition result.
Like this, the preamble of present embodiment is calculated the 11-n of portion removes portion by phase deviation processing with the phase place variation, the difference value that can reduce the baseband phase data is at+180[degree]~-180[degree] between the generation frequency of phase jitter, therefore can alleviate the deterioration of the regeneration time clock characteristic that the phase jitter by the difference value of baseband phase data causes.
In addition, though explanation be to calculate in the portion with the phase place variation in above-mentioned preamble that to use 4 clock cycle difference at interval and the situation of 2 clock cycle difference at interval, the interval of calculating difference can be time arbitrarily.
And, calculate in the portion with the phase place variation in above-mentioned preamble, calculate the phase place variation after the difference at synthetic 4 clock cycle interval and 2 clock cycle these 2 difference of difference at interval, but the phase place variation is as long as obtain according to the difference of 1 or 1 above clock interval.For example, calculate the phase place variation by using a plurality of different clocks difference at interval, the S/N ratio of phase place variation improves, thereby can improve the regeneration time clock characteristic.
Then, illustrate that above-mentioned power weightings coefficient calculates the action of portion 12.Fig. 7 is the figure that expression power weightings coefficient is calculated the structure example of portion 12, has: maximum test section 41, equalization portion 42,43-1~43-N, Standardization Sector 44-1~44-N, coefficient converter section 45-1~45-N and the 46-1~46-N of sampling portion.
Calculate in the portion 12 at the power weightings coefficient of present embodiment, at first, maximum test section 41 detects the maximum receiving signal power data from the received signal power data by whole N branches after the 3-1 of sampling portion~3-N sampling.
Then, in equalization portion 42, the benchmark received signal power data of output by above-mentioned maximum receiving signal power data equalization is obtained.
On the other hand, in the 43-1~43-N of equalization portion, each branch is sent away by the received signal power data equalization after each self-corresponding sampling 3-1 of portion~3-N sampling, calculate the average received signal power data of each branch.
Then, in Standardization Sector 44-1~44-N,, make the average received signal power data standardization of each branch, export this standardization result according to benchmark received signal power data.The standardization here is for example to carry out division arithmetic etc. when the received signal power data are represented with antilogarithm, carries out subtraction etc. when the received signal power data are represented with logarithm.
Then, in coefficient converter section 45-1~45-N, the standardization result that each self-corresponding Standardization Sector 44-1~44-N is exported converts the power weightings coefficient to.
Then, in the 46-1~46-N of sampling portion, the power weightings coefficient of exporting from each self-corresponding coefficient converter section 45-1~45-N is sampled, export its sampled result at the rising edge of benchmark S times clock.
Like this, the power weightings coefficient of present embodiment is calculated portion 12 when obtaining the power weightings coefficient of corresponding each branch, by Standardization Sector 44-1~44-N the average received signal power data of each branch is carried out and is utilized benchmark received signal power standardization of data.Like this, even, also can represent the power weightings coefficient by less bit number, thereby can reduce the circuit scale of timing regeneration portion 5 changing by the power level that power level difference or effluxion caused between each branch when big.
In addition, it is regularly consistent that the above-mentioned sampling 46-1~46-N of portion is used to make power weightings coefficient and preamble to calculate the data variation of phase place variation of each branch of the 11-1 of portion~11-N output with the phase place variation, for example do not need when the 3-1~3-N of sampling portion uses identical clock with the 4-1~4-N of sampling portion.
Then, illustrate that above-mentioned preamble calculates the action of portion 17 with the timing phase complex signal.Fig. 8 is the figure that the expression preamble is calculated the structure example of portion 17 with the timing phase complex signal, and have: 51,2 times of phase places of arc tangent portion calculate portion 52 and complex signal is calculated portion 53.
Preamble in present embodiment is calculated in the portion 17 with the timing phase complex signal, at first, the argument Δ θ of the imaginary number component of the real component of 1/2 symbol frequency components complex signal equalization portion 16 output, after the equalization and 1/2 symbol frequency components complex signal after the equalization calculates in arc tangent portion 51.
Then, calculate in the portion 52, calculate 2 times of phase places [2 * Δ θ] of above-mentioned argument Δ θ in 2 times of phase places.
Then, calculate in the portion 53, calculate the real component and the imaginary number component of the complex signal of the amplitude A that has [2 * Δ θ] phase place and be scheduled to, as the real component R and the imaginary number component I output of preamble timing phase complex signal at complex signal.Real component R and imaginary number component I can use formula (1) and formula (2) expression respectively.
R=Acos(2×Δθ) …(1)
I=Asin(2×Δθ) …(2)
Like this, calculating the real component of the preamble timing phase complex signal that portion 17 calculates and imaginary number component by the preamble of present embodiment with the timing phase complex signal has value below the A jointly, can represent with less bit number.Like this, can reduce the circuit scale of timing regeneration portion 5.
The action of above-mentioned phase shifting control/frequency division department 18 then, is described.Fig. 9 is the figure of the structure example of expression phase shifting control/frequency division department 18, has: T system counter 16, fiducial mark cycle cosine wave/sinusoidal wave generating unit 62, phase shift portion 63, rising edge test section 64, rising edge interval counter 65 and frequency division department 66,67.In addition, Figure 10 represents the figure of the action example of rising edge test section 64.
In the phase shifting control/frequency division department 18 of present embodiment, T system counter 61 is with the clock speed action of benchmark T times clock, the Counter Value D of output repeat count 0~(T-1).In addition, benchmark T times clock is owing to have the clock rate of about T times of character rate, is equal extent so Counter Value D is counted as 0~(T-1) repetition period and character rate.
Then, in fiducial mark cycle cosine wave/sinusoidal wave generating unit 62,, generate the cosine wave component Co and the component sine waves Si that use formula (3) and formula (4) to obtain respectively according to above-mentioned Counter Value D.
Co=cos(2π×D/T) …(3)
Si=sin(2π×D/T) …(4)
Then, in phase shift portion 63, as the formula (5), calculate have amplitude A and make above-mentioned cosine wave component Co phase deviation the cosine wave Cs that obtains behind the above-mentioned timing phase poor " 2 * Δ θ ".In addition, cosine wave Cs is the signal synchronous with the Nyquist point of received signal data, but as shown in figure 10, because when 5 actions of timing regeneration portion, the real component R of preamble timing phase complex signal and imaginary number component I are unit change with the special time, so be the signal that cosine wave phase place moment of having is discontinuous, produce " phase jitter ".
Cs=Acos(2π×D/T-2×Δθ)
=cos(2π×D/T)×Acos(2×Δθ)
+sin(2π×D/T)×Asin(2×Δθ)
=Co×R+Si×I …(5)
In rising edge test section 64, become positive timing (variation of hard decision clock shown in Figure 10 is regularly) according to the value of above-mentioned cosine wave Cs from negative, generate rising edge detection pulse to produce with the synchronous timing of the Nyquist point of received signal data.But, in rising edge test section 64, even when the hard decision clock is subjected to the influencing of phase jitter of cosine wave Cs, as shown in figure 10, by elapsed time rising edge interval counter 65 counting, when detecting pulse and produce apart from last rising edge than preset time (clock number of benchmark T times clock) in short-term, do not produce rising edge and detect pulse.
In frequency division department 66, be benchmark, benchmark T times clock division is become 1/T speed doubly by detect pulse with rising edge, generate the regeneration symbol clock.Similarly, in frequency division department 67, be benchmark, benchmark T times clock division is become U/T speed doubly, generate U times of clock of regeneration by detect pulse with rising edge.
Like this, the phase shifting control/frequency division department 18 of present embodiment has the function of the rising edge in ignoring between given period behind the rising edge that detects the cosine wave Cs that obtains in phase shift portion 63.The flase drop that can alleviate the rising edge that the phase jitter by cosine wave Cs causes is thus surveyed, thereby can obtain stable regeneration symbol clock and U times of clock of regeneration.
In addition, the rising edge test section 64 of above-mentioned phase shifting control/frequency division department 18 becomes positive timing according to the value of the cosine wave Cs of phase shift portion 63 outputs from bearing, generate by the rising edge detection pulse that produces with the synchronous timing of the Nyquist point of received signal data, but be not limited thereto, for example, also can generate rising edge detection pulse from just becoming negative timing according to the value of cosine wave Cs.
In addition, in above-mentioned phase shifting control/frequency division department 18, generate 2 kinds of regeneration time clocks (regeneration time clock and U times of clock of regeneration), but the generation number of regeneration time clock without limits, as long as generate the regeneration time clock more than a kind or a kind.
As mentioned above, in the present embodiment, because can utilize timing regeneration portion 5 to carry out high-precision timing infers, so the deterioration of the S/N ratio that the data that extracted by Nyquist point extracting part 21-1~21-N can cause the estimation error by the regeneration symbol clock or by the degradation inhibiting of disturbing between code that influence caused in less degree, thereby can obtain good demodulation characteristics.
(execution mode 2)
In execution mode 2, has the psk modulation signal that has added the data format of preamble at front end with the reception of the reception antenna more than 1 or 1, for example, when preamble receives, use the structure identical to carry out high speed and high-precision timing is inferred with the timing regeneration portion 5 shown in the above-mentioned execution mode 1, afterwards, move to the stage in the interval of random data from preamble in received signal, the timing phase of inferring when receiving with preamble is an initial value, uses random data and handles with timing regeneration.Thus, can realize more at a high speed and high-precision timing is inferred, and can obtain good clock follow-up characteristic.
In addition, for the structure same, attached with same-sign and omit its explanation with the execution mode that illustrates previously 1.Below, the processing different with execution mode 1 is described, promptly received signal switches to processing behind the random data from preamble.
Figure 11 is the figure of structure example of the timing reproduction circuit of the execution mode 2 of expression with the individual reception antenna of N (N is the integer more than 1 or 1).The timing reproduction circuit of present embodiment has the 5a of timing regeneration portion that has appended the timing regeneration processing when random data receives, the 5a of this timing regeneration portion also has random pattern and calculates the 71-1~71-N of portion, multiplier 72-1~72-N, addition portion 73, symbol frequency components extracting part 74 and timing phase complex signal with the phase place variation and calculate portion 75 on the basis of the structure of described timing regeneration portion 5.
In addition, Figure 12 is the figure of structure example of the receiving system of the expression execution mode 2 that comprises above-mentioned timing reproduction circuit.In addition, except that using the timing regeneration 5a of portion, identical with described Fig. 2.
The action of the 5a of timing regeneration portion of execution mode 2 is described with Figure 11 here.
In the 5a of timing regeneration portion of present embodiment, at first, random data is calculated the 71-1~71-N of portion at (for example being sampled by each the self-corresponding sampling 4-1 of portion~4-N with the phase place variation, the baseband phase data of each branch the V of character rate (V is the natural number more than 3 or 3) times over-sampling) are calculated the phase place variation of every special time, i.e. random pattern phase place variation.In addition, because supposition is that random pattern receives, so same as the prior art, this random pattern is to carry out the signal that symbol frequency components was calculated and for example had in multiplication processing such as signed magnitude arithmetic(al) in order to remove modulation product with the phase place variation.
Then, in multiplier 72-1~72-N, make random pattern the phase place variation and the power weightings multiplication of each self-corresponding branch.
Then, in addition portion 73, the multiplied result addition by predetermined branch is sent away above-mentioned each branch obtains random pattern synthesis phase variation.In addition, random pattern is identical with the phase place variation with random pattern with the synthesis phase variation, is the signal with symbol frequency components.
Then, in symbol frequency components extracting part 74, make random pattern multiply by the cosine wave component and the component sine waves of symbol period respectively with the synthesis phase variation with symbol frequency components, random pattern is carried out frequency inverted with the symbol frequency components of synthesis phase variation, convert DC component to, the real component of output symbol frequency component complex signal and the imaginary number component of symbol frequency components complex signal.In addition, in order to calculate the cosine wave component and the component sine waves of symbol period, must be with the speed action of character rate more than 3 times or 3 times.
Then, calculate in the portion 75 at the timing phase complex signal, directly the output preamble is calculated the preamble timing phase complex signal of portion's 17 outputs as the timing phase complex signal with the timing phase complex signal when preamble receives.And, move to the moment in the interval of random data from preamble in received signal, calculate in the portion 75 at the timing phase complex signal, synchronization timing phase place complex signal was an initial value in the past, and output makes the value of obtaining after the above-mentioned symbol frequency components complex signal equalization as the timing phase complex signal.
At last, in phase shifting control/frequency division department 18, utilize above-mentioned timing phase complex signal to calculate the timing phase complex signal of portion's 75 outputs, generate regeneration symbol clock and U times of clock of regeneration.
In addition, in the above-mentioned timing regeneration 5a of portion, the timing phase complex signal is calculated portion 75 directly to be exported the processing of preamble timing phase complex signal and makes the switching of the processing of symbol frequency components complex signal equalization be illustrated as received signal switches to random data from preamplification signal the moment, but be not limited thereto, the switching timing of processing is arbitrarily constantly.
In addition, in the above-mentioned timing regeneration 5a of portion, though adding preamble with the front end at each pulse series data is prerequisite, but as shown in figure 13, owing to have the function that keeps timing phase, thus can utilize the timing phase of last pulse train to establish regularly synchronously, thereby, even without the preamble of the 2nd later pulse train, can realize that also high speed and high-precision timing are synchronous, thereby can improve transmission efficiency.
Then, illustrate that above-mentioned timing phase complex signal calculates the action of portion 75.Figure 14 is the figure that expression timing phase complex signal is calculated the structure example of portion 75, has IIR (InfiniteImpulse Response) filter 81,82, selects signal generating unit 83 and selector 84,85.
Calculate in the portion 75 at the timing phase complex signal of present embodiment, at first, iir filter 81 utilizes by the real component of the timing phase complex signal of selector 84 outputs described later with by averaging of the real component processing of the symbol frequency components complex signal of symbol frequency components extracting part 74 outputs.Similarly, iir filter 82 utilizes by the imaginary number component of the timing phase complex signal of selector 85 outputs described later with by averaging of the imaginary number component processing of the symbol frequency components complex signal of symbol frequency components extracting part 74 outputs.
In addition, in selecting signal generating unit 83, at selector 84 and selector 85, for example when preamble receives (with reference to Figure 15), output is used to select preamble to calculate the selection signal of the signal of portion's 17 outputs with the timing phase complex signal; When random data receives (with reference to Figure 15), output is used to select the selection signal of iir filter 81 and 82 signals of exporting.Figure 15 is the figure of the action example regularly of the expression timing regeneration 5a of portion.
Then, in selector 84, corresponding above-mentioned selection signal selects the output preamble to calculate central one of the signal of the signal of portion's 17 outputs or iir filter 81 outputs with the timing phase complex signal.Similarly, in selector 85, corresponding above-mentioned selection signal selects the output preamble to calculate in the signal of portion's 17 outputs or the signal that iir filter 82 is exported one with the timing phase complex signal.
Like this, it is identical with execution mode 1 when preamble receives that the timing phase complex signal of present embodiment is calculated portion 75, select preamble timing phase complex signal, move to moment in the interval of random data in received signal from preamble, the value that to select preamble timing phase complex signal when receiving with preamble be initial value, obtain after the averaging of symbol frequency components complex signal when random data is received is as the timing phase complex signal.Thus, can realize that high speed and the high-precision timing when preamble receives inferred, and the good clock follow-up characteristic can realize that random data receives the time.
As mentioned above, in the present embodiment, calculate portion 75 by using the timing phase complex signal, can realize that high speed and the high-precision timing of described timing regeneration portion 5 when preamble receives infer, and when random data receives, obtain good clock follow-up characteristic.
(execution mode 3)
In execution mode 3, the phase place variation of add operation is selected to be used for according to branch's control signal of the employed branch signal of expression by the addition portion in the timing regeneration portion.In addition, in execution mode 3, diversity/demodulation section selects to be used for Nyquist point baseband phase data and the Nyquist point received signal power data that branch assembles according to above-mentioned branch control signal.
In addition, for the structure identical, attached with same-sign and omit its explanation with the execution mode that illustrates previously 1.Below, the processing different with execution mode 1 or execution mode 2 is described, promptly select to be used for add operation the phase place variation, and select to be used for the Nyquist point baseband phase data that branch assembles and the processing of Nyquist point received signal power data.
Figure 16 is the figure of structure example of the receiving system of expression execution mode 3, has: the 5b of timing regeneration portion has the function of each branch being selected whether the phase place variation after the weighting to be used for add operation; And diversity/demodulation section 91, have and baseband phase data and Nyquist point received signal power data are selected whether Nyquist to be put by each branch be used for the function that minute assembles.
In addition, Figure 17 is the figure of structure example (corresponding to execution mode 1) of the timing reproduction circuit of expression execution mode 3, has addition portion 101, and this addition portion 101 has the function of each branch being selected whether the phase place variation after the weighting to be used for add operation.
In addition, Figure 18 is the figure of structure example (corresponding to execution mode 2) of the timing reproduction circuit of expression execution mode 3, has: addition portion 101 has the function of each branch being selected whether the phase place variation after the weighting to be used for add operation; With addition portion 102, has the function of each branch being selected whether the random pattern after the weighting to be used for the phase place variation add operation.
Here, utilize Figure 16 that the action of the receiving system of present embodiment is described.
In the present embodiment, the 5b of timing regeneration portion is according to branch's control signal, from the phase place variation after the weighting of multiplier 13-1~13-N output, select to be used for the phase place variation of add operation, and utilize the synthesis phase variation of having synthesized the phase place variation of selecting to carry out timing and infer, output regeneration time clock (corresponding to execution mode 1).In addition, when importing branch's control signal at the structure of execution mode 2, further from be used for the random pattern phase place variation of add operation with selection the phase place variation by the random pattern after the weighting of multiplier 72-1~72-N output, and utilize and to have synthesized the random pattern selected and carry out timing with the random pattern of phase place variation with synthesis phase variation and above-mentioned synthesis phase variation and infer, export regeneration time clock.
In addition, in diversity/demodulation section 91, according to branch's control signal, from the Nyquist point baseband phase data and Nyquist point received signal power data of Nyquist point extracting part 21-1~21-N output, selection is used for Nyquist point baseband phase data and the Nyquist point received signal power data that branch assembles, according to the data of selecting, branch is assembled the result carry out demodulation.
Then, utilize Figure 17 that the action of the 5b of timing regeneration portion is described.
In the 5b of timing regeneration portion of Figure 17, addition portion 101 from the phase place variation after the weighting of multiplier 13-1~13-N output, selects to be used for the phase place variation that addition transports according to branch's control signal, afterwards, use the phase place variation of selecting to calculate the synthesis phase variation.
Then, utilize Figure 18 that the action of the 5b of timing regeneration portion is described.
In the 5b of timing regeneration portion of Figure 18, on the basis of the processing of above-mentioned Figure 17, addition portion 102 is also according to branch's control signal, random pattern after the weighting of multiplier 72-1~72-N output is with the phase place variation, selection is used for the random pattern phase place variation of add operation, afterwards, use the random pattern of selecting to calculate random pattern synthesis phase variation with the phase place variation.
As mentioned above, in the present embodiment, for example realize low-power consumption by reducing employed branches under than good situation at S/N; Under the situation of S/N ratio, increase employed branches and obtain diversity gain, thereby can realize good demodulation characteristics.
In addition, in the present embodiment,, but also can import separately independently branch's control signal to the common branch's control signal of the 5b of timing regeneration portion and diversity/demodulation section 91 inputs.In addition, to the common branch's control signal of addition portion 101 and addition portion 102 inputs, but also can import separately independently branch's control signal.
In addition, in the present embodiment, use branch by branch's control signal at the 5b of timing regeneration portion and 91 these the 2 place controls of diversity/demodulation section, but be not limited thereto, for example also can control and use branch at any place of the 5b of timing regeneration portion, diversity/demodulation section 91, reception antenna 1-1~1-N, detection section 2-1~2-N, the 3-1~3-N of sampling portion, the 4-1~4-N of sampling portion, Nyquist point extracting part 21-1~21-N or more than the place.In addition, also can the addition portion 101 in the 5b of timing regeneration portion, addition portion 102, preamble calculate with the phase place variation that the 11-1~11-N of portion, power weightings coefficient calculate any place of portion 12, multiplier 13-1~13-N, multiplier 72-1~72-N or more than the place control use branch.
Utilizability on the industry
As mentioned above, timing reproduction circuit of the present invention can be used for consisting of digit wireless communication system Communicator, especially, be applicable to and utilize preamble to carry out high speed and high-precision fixed The receiving system of Shi Zaisheng.

Claims (18)

1, a kind of timing reproduction circuit uses the antenna preamble that receive, that passed through the PSK modulation by N branch to carry out timing regeneration, and wherein N is a natural number, it is characterized in that, has:
N preamble calculated the unit with the phase place variation, baseband phase signal to the preamble of a described N branch, carry out S times of over-sampling of character rate respectively, calculate the phase place variation of baseband phase data in specified time interval of resulting each branch, wherein S is the natural number more than 2 or 2;
The power weightings coefficient is calculated the unit, respectively the received signal power of the preamble of a described N branch is sampled with time interval arbitrarily, according to the received signal power data that obtain, calculates the power weightings coefficient of N branch;
The weighting multiplication unit makes phase place variation and each self-corresponding power weightings multiplication of described each branch respectively; With
The synthesis phase variation is calculated the unit, and the multiplied result of synthetic described each branch is calculated the synthesis phase variation.
2, timing reproduction circuit according to claim 1 is characterized in that, also has:
1/2 symbol frequency components extracting unit makes described synthesis phase variation multiply by the cosine wave component and the component sine waves of 2 symbol periods respectively, extracts the real component and the imaginary number component of 1/2 symbol frequency components complex signal;
The equalization unit makes the real component and the imaginary number component equalization of described 1/2 symbol frequency components complex signal respectively; With
Preamble is calculated the unit with the timing phase complex signal, asks the real component of 1/2 symbol frequency components complex signal after the described equalization and the argument of imaginary number component, and calculating with the phase place of 2 times of this arguments is the preamble timing phase complex signal of argument.
3, timing reproduction circuit according to claim 2 is characterized in that, also has:
Regeneration symbol clock generation unit, T times of clock to about T with character rate clock speed doubly carries out frequency division, after making the phase deviation of this frequency-dividing clock be equivalent to the phase mass of argument of described preamble timing phase complex signal, generate the regeneration symbol clock, wherein T is the natural number more than 2 or 2.
4, timing reproduction circuit according to claim 1 is characterized in that, described preamble is calculated the unit with the phase place variation and had:
Difference is calculated the unit, utilize described baseband phase data calculate the time interval that is predetermined difference value and
Phase place variation output unit, the higher limit of described difference value and lower limit sum approach 0 particular phases amount addition when making noiseless, export its result as described phase place variation.
5, timing reproduction circuit according to claim 1 is characterized in that, described preamble is calculated the unit with the phase place variation and had:
Difference is calculated the unit, utilizes described baseband phase data to calculate the difference value of a plurality of arbitrary time spans;
Particular phases amount addition unit, the higher limit of difference value and lower limit sum approach 0 particular phases amount when obtaining noiseless respectively, to described each difference value, make corresponding particular phases amount addition respectively; With
Phase place variation output unit makes the whole additions of described addition result, exports its result as described phase place variation.
6, timing reproduction circuit according to claim 1 is characterized in that, described power weightings coefficient is calculated the unit and had:
Maximum detection unit detects the maximum receiving signal power data in the received signal power data of a described N branch;
Benchmark received signal power data generating unit makes described maximum receiving signal power data equalization, is benchmark received signal power data with this equalization result;
Average received signal power data generation unit makes the received signal power data equalization of a described N branch respectively, is the average received signal power data with their equalization result;
Standardisation Cell according to described benchmark received signal power data, makes described each average received signal power data standardization respectively; With
The coefficient converting unit converts described each standardization result to the power weightings coefficient respectively.
7, timing reproduction circuit according to claim 2 is characterized in that, described preamble is calculated the unit with the timing phase complex signal and had:
The real component of 1/2 symbol frequency components complex signal after the described equalization and the argument of imaginary number component are obtained in the arc tangent unit;
2 times of phase places are calculated the unit, obtain 2 times of phase places of described argument; With
The complex signal output unit generates the complex signal with described 2 times of phase places and particular amplitude of predesignating, exports this complex signal as described preamble timing phase complex signal.
8, timing reproduction circuit according to claim 3 is characterized in that, described regeneration symbol clock generation unit has:
Cosine involves sinusoidal wave generation unit, to the count value by the counter of described T times of clock action, calculates the cosine wave component and the component sine waves in T cycle;
Phase-shifting unit, the argument amount that the described preamble timing phase of the phase deviation complex signal of described cosine wave component is had;
The rising edge detecting unit detects the rising edge of the cosine wave component after the described phase shift, on the other hand, begin from last rising edge till the elapsed time of predesignating during in when detecting rising edge, be not detected. as rising edge;
Frequency unit by being benchmark with described detected rising edge, carries out frequency division to described T times clock, obtains described regeneration symbol clock.
9, timing reproduction circuit according to claim 3 is characterized in that:
Carry out any one action in timing regeneration action, the timing phase maintenance action.
10, timing reproduction circuit according to claim 2 is characterized in that, has:
Random pattern is calculated the unit with the phase place variation, baseband phase signal to the random pattern signal of N branch, carry out V times of over-sampling of character rate respectively, calculate the random pattern of baseband phase data in the specified time interval phase place variation of each branch that obtains, wherein V is the natural number more than 3 or 3;
Random pattern weighting multiplication unit, the random pattern that makes described each branch respectively is with phase place variation and each self-corresponding described power weightings multiplication;
Random pattern is calculated the unit with the synthesis phase variation, and the multiplied result of synthetic described each branch is calculated random pattern synthesis phase variation;
Symbol frequency components is calculated the unit, makes described random pattern multiply by the cosine wave component and the component sine waves of symbol period respectively with the synthesis phase variation, calculates the real component and the imaginary number component of symbol frequency components complex signal;
Timing phase complex signal output unit is exported described preamble timing phase complex signal or is that in the value after initial value makes described symbol frequency components complex signal equalization any one is as the timing phase complex signal with described preamble timing phase complex signal; With
Regeneration symbol clock generation unit, T times of clock to about T with character rate clock speed doubly carries out frequency division, make the phase deviation of this frequency-dividing clock be equivalent to the phase mass of the argument of described timing phase complex signal, generate the regeneration symbol clock, wherein T is the natural number more than 2 or 2.
11, timing reproduction circuit according to claim 10 is characterized in that, described timing phase complex signal is calculated the unit and had:
The 1IIR filter cell utilizes averaging of the real component processing of the real component and the current sign frequency component complex signal of last timing phase complex signal;
The 2IIR filter cell utilizes averaging of the imaginary number component processing of the imaginary number component and the current sign frequency component complex signal of last timing phase complex signal;
Select the signal generation unit, corresponding received signal generates any one of selection signal that is used for selecting the selection signal of described preamble timing phase complex signal or is used to select described each equalization result;
The 1st selector unit, corresponding described selection signal is selected any one among the equalization result of the real component of described preamble timing phase complex signal or described real component, exports the real component of its result as the timing phase complex signal; With
The 2nd selector unit, corresponding described selection signal is selected any one among the equalization result of the imaginary number component of described preamble timing phase complex signal or described imaginary number component, exports the imaginary number component of its result as the timing phase complex signal.
12, timing reproduction circuit according to claim 10 is characterized in that:
Carry out any one action in timing regeneration action, the timing phase maintenance action.
13, timing reproduction circuit according to claim 1 is characterized in that:
Calculating when calculating the synthesis phase variation of output signal of unit, whether each branch is used the judgement of each branch signal as described synthesis phase variation.
14, timing reproduction circuit according to claim 10 is characterized in that:
Calculating the random pattern of output signal during of calculating the unit with the synthesis phase variation, whether each branch is used the judgement of each branch signal as described random pattern with the synthesis phase variation.
15, a kind of receiving system, utilization generates regeneration symbol clock (timing regeneration) by the antenna preamble that receive, that passed through the PSK modulation of N branch, and utilizes this regeneration symbol clock to carry out demodulation process, and wherein N is a natural number, it is characterized in that having:
Preamble is calculated the unit with the phase place variation, baseband phase signal to the preamble of a described N branch, carry out S times of over-sampling of character rate respectively, calculate the phase place variation of baseband phase data in specified time interval of each branch that obtains, wherein S is the natural number more than 2 or 2;
The power weightings coefficient is calculated the unit, respectively the received signal power of the preamble of a described N branch is sampled with arbitrary time span, according to the received signal power data that obtain, calculates the power weightings coefficient of N branch;
The weighting multiplication unit makes the phase place variation of described each branch and each self-corresponding power weightings multiplication respectively;
The synthesis phase variation is calculated the unit, and synthetic described multiplied result of closing branch is calculated the synthesis phase variation;
1/2 symbol frequency components extracting unit makes described synthesis phase variation multiply by the cosine wave component and the component sine waves of 2 symbol periods respectively, extracts the real component and the imaginary number component of 1/2 symbol frequency components complex signal;
The equalization unit makes the real component and the imaginary number component equalization of described 1/2 symbol frequency components complex signal respectively;
Preamble is calculated the unit with the timing phase complex signal, obtains the real component of 1/2 symbol frequency components complex signal after the described equalization and the argument of imaginary number component, the preamble timing phase complex signal that to calculate 2 times of phase places with this argument be argument;
Regeneration symbol clock generation unit, T times of clock to about T with character rate clock speed doubly carries out frequency division, make the phase deviation of this frequency-dividing clock be equivalent to the phase mass of the argument of described preamble timing phase complex signal, generate the regeneration symbol clock, wherein T is the natural number more than 2 or 2;
Nyquist point extracting unit is sampled to the baseband phase signal and the received signal power of the received signal of N branch by described regeneration symbol clock, exports the baseband phase data and the received signal power data of the Nyquist point of each branch; With
Demodulating unit utilizes the data of the Nyquist point of N branch minute to assemble, and carries out demodulation process according to this synthetic result.
16, a kind of receiving system, utilization generates regeneration symbol clock (timing regeneration) by the antenna preamble that receive, that passed through the PSK modulation of N branch, and utilizes this regeneration symbol clock to carry out demodulation process, and wherein N is a natural number, it is characterized in that having:
Preamble is calculated the unit with the phase place variation, baseband phase signal to the preamble of a described N branch, carry out S times of over-sampling of character rate respectively, calculate the phase place variation of baseband phase data in specified time interval of each branch that obtains, wherein S is the natural number more than 2 or 2;
The power weightings coefficient is calculated the unit, respectively the received signal power of the preamble of a described N branch is sampled with arbitrary time span, according to the received signal power data that obtain, calculates the power weightings coefficient of N branch;
The weighting multiplication unit makes the phase place variation of described each branch and each self-corresponding power weightings multiplication respectively;
The synthesis phase variation is calculated the unit, and synthetic described multiplied result of closing branch is calculated the synthesis phase variation;
1/2 symbol frequency components extracting unit makes described synthesis phase variation multiply by the cosine wave component and the component sine waves of 2 symbol periods respectively, extracts the real component and the imaginary number component of 1/2 symbol frequency components complex signal;
The equalization unit makes the real component and the imaginary number component equalization of described 1/2 symbol frequency components complex signal respectively;
Preamble is calculated the unit with the timing phase complex signal, obtains the real component of 1/2 symbol frequency components complex signal after the described equalization and the argument of imaginary number component, the preamble timing phase complex signal that to calculate 2 times of phase places with this argument be argument;
Random pattern is calculated the unit with the phase place variation, after received signal switches to the random pattern signal from described preamble, baseband phase signal to the random pattern signal of N branch, carry out V times of over-sampling of character rate respectively, calculate the random pattern of baseband phase data in the specified time interval phase place variation of each branch that obtains, wherein V is the natural number more than 3 or 3;
Random pattern weighting multiplication unit, the random pattern that makes described each branch respectively is with phase place variation and each self-corresponding described power weightings multiplication;
Random pattern is calculated the unit with the synthesis phase variation, and the multiplied result of synthetic described each branch is calculated random pattern synthesis phase variation;
Symbol frequency components is calculated the unit, makes described random pattern multiply by the cosine wave component and the component sine waves of symbol period respectively with the synthesis phase variation, calculates the real component and the imaginary number component of symbol frequency components complex signal;
Timing phase complex signal output unit is exported described preamble timing phase complex signal or is that in the value after initial value makes described symbol frequency components complex signal equalization any one is as the timing phase complex signal with described preamble timing phase complex signal;
Regeneration symbol clock generation unit, T times of clock to about T times of clock speed with character rate carries out frequency division, make the phase deviation of this frequency-dividing clock be equivalent to the phase mass of the argument of described timing phase complex signal, generate the regeneration symbol clock, wherein T is the natural number more than 2 or 2;
Nyquist point extracting unit is sampled to the baseband phase signal and the received signal power of the received signal of N branch by described regeneration symbol clock, exports the baseband phase data and the received signal power data of the Nyquist point of each branch; With
Demodulating unit utilizes the data of the Nyquist point of N branch minute to assemble, and carries out demodulation process according to this synthetic result.
17, timing reproduction circuit according to claim 15 is characterized in that:
Carrying out described branch when assembling, whether each branch is used the judgement of the Nyquist point data of each branch.
18, timing reproduction circuit according to claim 16 is characterized in that:
Carrying out described branch when assembling, whether each branch is used the judgement of the Nyquist point data of each branch.
CN200480004969.0A 2004-04-28 2004-04-28 Timing reproduction circuit and reception device Pending CN1795652A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2004/006209 WO2005107202A1 (en) 2004-04-28 2004-04-28 Timing reproduction circuit and reception device

Publications (1)

Publication Number Publication Date
CN1795652A true CN1795652A (en) 2006-06-28

Family

ID=35242032

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200480004969.0A Pending CN1795652A (en) 2004-04-28 2004-04-28 Timing reproduction circuit and reception device

Country Status (3)

Country Link
JP (1) JP4430073B2 (en)
CN (1) CN1795652A (en)
WO (1) WO2005107202A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103281057A (en) * 2013-04-28 2013-09-04 康力电梯股份有限公司 Filtering method for input signal
CN107294625A (en) * 2016-03-31 2017-10-24 北京展讯高科通信技术有限公司 Signal power method of estimation and device, receiver

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4700551B2 (en) * 2006-04-26 2011-06-15 三菱電機株式会社 Diversity receiver

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3253856B2 (en) * 1996-05-31 2002-02-04 富士通株式会社 Diversity receiver
JP3839212B2 (en) * 2000-02-04 2006-11-01 三菱電機株式会社 Timing reproduction apparatus and demodulator
JP3479036B2 (en) * 2000-09-19 2003-12-15 沖電気工業株式会社 Clock recovery device
JP4489922B2 (en) * 2000-09-22 2010-06-23 株式会社日立国際電気 Demodulation method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103281057A (en) * 2013-04-28 2013-09-04 康力电梯股份有限公司 Filtering method for input signal
CN107294625A (en) * 2016-03-31 2017-10-24 北京展讯高科通信技术有限公司 Signal power method of estimation and device, receiver
CN107294625B (en) * 2016-03-31 2020-09-18 北京紫光展锐通信技术有限公司 Signal power estimation method and device and receiver

Also Published As

Publication number Publication date
WO2005107202A1 (en) 2005-11-10
JPWO2005107202A1 (en) 2008-03-21
JP4430073B2 (en) 2010-03-10

Similar Documents

Publication Publication Date Title
CN1078409C (en) Diversity reception device
CN100340122C (en) Channel estimation method for a mobile communication system
CN1160872C (en) System and method for providing an accurate estimation of received signal interference for use in wireless communications systems
CN1079619C (en) Phase error detecting method and phase tracking loop circuit
CN1144405C (en) CDMA receiver and CDMA transmitter/receiver
CN1170399C (en) Direct converting receiver and its movable frequency key control modulator
CN1175609C (en) Multiple carrier software radio transceiver and its intelligent antenna performance improving method
CN1256814C (en) Radio reception apparatus and radio reception method
CN1095252C (en) Radio receiver
CN1144407C (en) Signal receiving apparatus of code division multiple address communication system
CN1136747C (en) Communication method, transmission and reception apparatuses, and cellular radio communication system
CN1864338A (en) Error vector magnitude selection diversity metric for ofdm
CN1754332A (en) Transmission path simulator and radio device evaluation method
CN1503472A (en) Receiving method and receiver
EP2162995A1 (en) Method and apparatus for removing pilot channel amplitude dependencies from rake receiver output
US8457178B2 (en) Frequency offset estimator
CN1391774A (en) Radio base station
CN1096169C (en) Delaydetector arrangement for detecting phase difference from phase modulation signal
CN1245608A (en) Spectrally efficient modulation using overlapped GMSK
CN1125500A (en) Digital radio communication equipment
CN1303767C (en) Method and apparatus for estimating response characteristic, and receiving method and receiver utilizing the same
CN1795652A (en) Timing reproduction circuit and reception device
CN1968231A (en) Communication system, communication method, transmitter and receiver
CN1860708A (en) Frequency combining apparatus and frequency combining method
CN1233122A (en) Radio receiving method and apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication