CN1758622A - Heterogeneous multi-bus data transmission method between information processing device - Google Patents
Heterogeneous multi-bus data transmission method between information processing device Download PDFInfo
- Publication number
- CN1758622A CN1758622A CN 200510010526 CN200510010526A CN1758622A CN 1758622 A CN1758622 A CN 1758622A CN 200510010526 CN200510010526 CN 200510010526 CN 200510010526 A CN200510010526 A CN 200510010526A CN 1758622 A CN1758622 A CN 1758622A
- Authority
- CN
- China
- Prior art keywords
- bus
- data
- information processor
- transmission
- result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Small-Scale Networks (AREA)
Abstract
A method for transmitting data with heterostructure multibus between information processing units includes dividing CAN, I 2C and SPI bus to be three different transmission priorities, using only bus with high transmission priority to transmit data in system at the same time and using one bus as hot standby for undertaking data transmission at any time when current effective bus is failure, closing current effective bus and start up bus with next priority to transmit data by utilizing bus control device to judge out fault and to issue switching over command if data transmission fault is occurred on current effective bus.
Description
Technical field
The present invention relates to the multi-bus data transmission method between the information processor.
Background technology
In informationization flourish today, network has extended to the every aspect of society.Transmission of Information requires accurately and in time, therefore requires the bus of transmission information should have the ability of continuous operation, i.e. high availability.The bus mode of similar bus redundancy setting that application number has been 98806346 " redundant serial bus and operation method thereof " patent disclosure, though this bus has certain fault tolerance, but because the redundant bus structures that are provided with are identical, when the outside occurs influencing the interference of certain bus transfer, all buses are cisco unity malfunction all, and therefore such bus reliability is low.
Summary of the invention
The purpose of this invention is to provide the heterogeneous multi-bus data transmission method between a kind of information processor, it can overcome the existing similar redundant low defective of bus reliability that is provided with.The present invention includes following steps: one, beginning; Two, 1 pair of redundancy of bus control device is arranged in CAN bus, I2C bus and the spi bus between transmitting terminal information processor 2 and the receiving terminal information processor 3 trouble-free bus and carries out the state setting, have other bus of limit priority and be denoted as current valid bus, priority level is in deputy bus carries out Hot Spare, bus control device 1 acquiescence CAN trunk priority rank is the highest, and the spi bus priority level is minimum; Three, bus control device 1 is judged the data that whether have the next needs of transmitting terminal information processor 2 transmission to send among the transmission buffering area 1-1 of its inside; The result then returns the starting end of step 2 for not; The result of step 3 is for being, then four, by current valid bus transmitting terminal information processor 2 is delivered to the data that send among the buffering area 1-1 and sends to receiving terminal information processor 3; Five, the signal that feeds back to from this bus according to receiving terminal information processor 3 judges whether the transmission data are successful; The result is for being then to return the starting end of step 2; The result of step 5 is not for, and then six, bus control device 1 switches current valid bus, as current valid bus, the while is changed into the Hot Spare state to the minimum bus of priority level the bus of doing Hot Spare originally; Seven,, return the starting end of step 2 then with current valid bus Data transmission.Adopted the isomery bus redundancy that constitutes by CAN, I2C, spi bus that is different from similar bus redundancy to come Data transmission in the method for the present invention, the isomery bus redundancy both can have been avoided causing the unusual software failure of bus transfer under some situation because of the shortcoming of bus control program, the hardware failure that causes because of similar bus control unit fault or the outside interference that certain bus transfer occurs influencing can be avoided again, the availability of system can be effectively improved.The function equivalence of three-bus, every bus can independently be finished the transfer of data between processor.Three-bus is divided into three different transmission priorities, have only a bus to be used for the transmission of data in the synchronization system, if the gross error of transfer of data fault has taken place to cause on the current valid bus, then send the bus switching command by bus control device, close the bus on the current limit priority, the bus of enabling next priority is transmitted, and this mode of awaiting orders can effectively increase System production time, and system can normally be moved for a long time.Three-bus belongs to three kinds, and antijamming capability is better than the form that three-bus belongs to a kind of bus.Reasonable in design, the reliable operation of the present invention has big promotional value.
Description of drawings
Fig. 1 is the schematic flow sheet of the inventive method, and Fig. 2 is the structural representation of the applied device of the inventive method, and Fig. 3 is the schematic flow sheet of execution mode two, and Fig. 4 is the schematic flow sheet of execution mode three.
Embodiment
Embodiment one: specify present embodiment below in conjunction with Fig. 1 and Fig. 2.The present invention includes following steps: one, beginning; Two, 1 pair of redundancy of bus control device is arranged in CAN bus, I2C bus and the spi bus between transmitting terminal information processor 2 and the receiving terminal information processor 3 trouble-free bus and carries out the state setting, have other bus of limit priority and be denoted as current valid bus, priority level is in deputy bus carries out Hot Spare, at any time prepare when current valid bus transmission failure, to take over transfer of data, bus control device 1 acquiescence CAN trunk priority rank is the highest, and the spi bus priority level is minimum; Three, bus control device 1 is judged the data that whether have the next needs of transmitting terminal information processor 2 transmission to send among the transmission buffering area 1-1 of its inside; The result then returns the starting end of step 2 for not; The result of step 3 is for being, then four, by current valid bus transmitting terminal information processor 2 is delivered to the data that send among the buffering area 1-1 and sends to receiving terminal information processor 3; Five, the signal that feeds back to from this bus according to receiving terminal information processor 3 judges whether the transmission data are successful; The result is for being then to return the starting end of step 2; The result of step 5 is not for, and then six, bus control device 1 switches current valid bus, as current valid bus, the while is changed into the Hot Spare state to the minimum bus of priority level the bus of doing Hot Spare originally; Seven,, return the starting end of step 2 then with current valid bus Data transmission.
Bus control device 1 draws the residing state of current each bar bus by the difference of controlled flag on every bus, and presses the data transmission and the control of bus state control bus.Controller (the CAN bus control unit of each bar bus self, the I2C bus control unit, the spi bus controller) in three bus systems, has identical meaning and characteristic, they are responsible for the reliable data transmission of single bus, comprise that transfer of data is preceding and receive the CRC check of back data, data re-transmitting control on the bus, judge whether the data that this time receive had received and a data that receive is put into the transmission and the reception buffering area of bus control device 1 and put control information to bus control device 1, after the transfer of data fault that takes place to repair initiatively and passively require bus control device 1 to carry out bus to switch that (initiatively to switch be exactly transmitting terminal main frame discovery data transmission problems to bus, produce switching request signal, handle the switching of bus by bus control device 1; It is exactly to find the bus transfer problem and carried out the bus switching when other processor that passive bus is switched, and causes receiving data on the bus different with transmitting terminal main frame valid bus, at this moment carries out corresponding bus by the bus of receiving data and switches).
Be to judge so whether the transmission data are successful in the step 5: the issuable problem of transfer of data has following a few class on the bus usually: 1, free of data is replied: do not receive data answering or data answering response timeout.2, data packet collisions: have a plurality of equipment to carry out transfer of data on the synchronization bus.3, packet error: on bus, include invalid data in the data packets for transmission.4, data-bag lost: target device does not receive the packet that source device sends.5, data packet redundant: bus is switched and is replied and may repeat to send packet when losing, and causes data packet redundant.In order to check out issuable problem in these bus data transmission, at first use the fault tolerant mechanism that is provided in the original bus transfer agreement of each bus to carry out Data Detection,
1.CAN the detection characteristic that bus protocol provides: the CAN bus is a kind of fieldbus that adopts the differential transfer mode, have higher reliability and fault-tolerance and and stronger supervision and observation and control ability, the controller of CAN bus self has very strong automatic capability, can finish the following function that the CAN bus protocol stipulates that it has: 1) message does not comprise source address or destination address, only comes deixis, information priority level information with identifier; 2) can receive or shield this message according to the ID decision of message; 3) reliably fault processing and error-detection mechanism (CRC check and reply); 4) after the information of Fa Songing is destroyed, can retransmit automatically; 5) node has the function that withdraws from bus automatically under wrong serious situation; 6) have the bus arbitration of advocating peace more function, can be a plurality of devices allocation time periods that send data simultaneously on the bus by competition mechanism by bus arbitration;
Owing to do not have the address code item in the CAN bus data message, thereby all CAN equipment that are connected on the bus can both receive and reply each data message, this had just caused when certain node CAN port lost efficacy, whether other port can not receive the state of judging it of replying by sending data to it, be unfavorable for CAN bus and each node state are carried out detailed detection, can not guarantee the detection of data packet loss and the location of malfunctioning node.The present invention adopts and add a reply data bag on CAN bus acknowledge mechanism, and promptly each data frame transfer back that finishes realizes replying accurately and point-to-point transmission by the packet that whether receives destination node and send.
2.I2C the detection characteristic that bus protocol provides: I2C is a kind of advantages of simplicity and high efficiency universal serial bus, be usually used in Based Intelligent Control, it possesses some simple fault tolerant mechanisms, stipulate that by agreement it has following function: 1) each be connected to the device of bus can be by unique address and the simple main frame slave that always exists concern software set address main frame, can be used as main frame transmitter or main frame receiver; 2) if two or more main frames while initialize data transfer can prevent that data are destroyed by collision detection and arbitration; 3) every byte transmission data complete response signal; 4) have overtime detectability on the bus, can find and handle the bus deadlock;
The I2C bus does not possess the ability that the data to bus transfer detect, and its data answering can only represent to receive a corresponding byte data simultaneously, can not reflect the situation of whole Frame.Using the CRC check algorithm for the Data Detection ability that strengthens the I2C bus encodes to the data of each transmission.At transmitting terminal, to encode using the CRC algorithm in the control device of the data that will send in the I2C bus, coding result becomes a Frame together with packing data.At receiving terminal, the data that receive are carried out verification then the conditional code of check results is sent to transmitting terminal, transmitting terminal is operated accordingly according to the conditional code of returning again.
3.SPI bus system is a kind of simple synchronous serial bus interface, by external physical line control strip choosing, its all operations all will be by software control, and the SPI agreement does not provide the function of error checking aspect substantially.Using the CRC check algorithm for the Data Detection ability that strengthens spi bus encodes to the data of each transmission.At transmitting terminal, to encode using the CRC algorithm in the control device of the data that will send in spi bus, coding result becomes a Frame together with packing data.At receiving terminal, the data that receive are carried out verification then the conditional code of check results is sent to transmitting terminal, transmitting terminal is operated accordingly according to the conditional code of returning again.For the transmission of replying with check results, utilize spi bus MISO data wire in the time of the every byte data of transmission can read in the characteristic of a byte data by receiving terminal, default state byte in receiving terminal, judge by this byte of reading in whether transmission is successful in every byte data transmission back, behind a Frame end of transmission, transmitting terminal reads the check results of receiving terminal by an extra blank frame equally.
Embodiment two: specify present embodiment below in conjunction with Fig. 3.The difference of present embodiment and execution mode one is: also comprise step 5 ten after step 5, carry out the data re-transmitting of some limited number of times; 60, whether the signal judgment data that feeds back to according to this bus sends successful; The result is for being then to return the starting end of step 2; The result of step 6 ten then forwards step 6 to for not.For the bus of switching, at first can reset to the fault bus port, set operation, thereby judge whether it is recoverable port logic fault, after can recovering and resume work, state storage unit in the bus control device 1 is provided with, then the bus after recovering is added the bus formation again,, then repair or directly change by the attendant if do not recover.
Embodiment three: specify present embodiment below in conjunction with Fig. 4.The difference of present embodiment and execution mode one is: carry out current transfer of data again on the bus after also comprising step 7 ten after the step 6, switching, do not lose to guarantee data, in transfer of data, on frame, adopt frame identification (with the transmission of 0 and 1 differentiation frame, it behind 1 frame 0 frame, it behind 0 frame 1 frame, there are not 0 continuous frame and 1 frame), when the successive frame sign of finding at receiving terminal to receive, show that then this frame received, at this moment directly the data of this time transmission are abandoned the reception redundancy issue that solves data.Enter step 7 then.So be provided with, guarantee that 1. the data of transmitting on the bus when bus breaks down do not lose; 2. guarantee when bus is switched, not produce the reception redundancy (same data can not be received end and receive twice) of data.
Claims (3)
1, the heterogeneous multi-bus data transmission method between the information processor is characterized in that it comprises the steps: one, begins; Two, bus control device (1) is arranged in CAN bus, I2C bus and the spi bus between transmitting terminal information processor (2) and the receiving terminal information processor (3) trouble-free bus to redundancy and carries out the state setting, have other bus of limit priority and be denoted as current valid bus, priority level is in deputy bus carries out Hot Spare, bus control device (1) acquiescence CAN trunk priority rank is the highest, and the spi bus priority level is minimum; Three, bus control device (1) is judged the data that whether have the next needs of transmitting terminal information processor (2) transmission to send in the transmission buffering area (1-1) of its inside; The result then returns the starting end of step 2 for not; The result of step 3 is for being, then four, by current valid bus transmitting terminal information processor (2) is delivered to the data that send in the buffering area (1-1) and sends to receiving terminal information processor (3); Five, the signal that feeds back to from this bus according to receiving terminal information processor (3) judges whether the transmission data are successful; The result is for being then to return the starting end of step 2; The result of step 5 is not for, and then six, bus control device (1) switches current valid bus, as current valid bus, the while is changed into the Hot Spare state to the minimum bus of priority level the bus of doing Hot Spare originally; Seven,, return the starting end of step 2 then with current valid bus Data transmission.
2, the heterogeneous multi-bus data transmission method between the information processor according to claim 1 is characterized in that the data re-transmitting that also comprises step 5 ten after step 5, carry out some limited number of times; 60, whether the signal judgment data that feeds back to according to this bus sends successful; The result is for being then to return the starting end of step 2; The result of step 6 ten then forwards step 6 to for not.
3, the heterogeneous multi-bus data transmission method between the information processor according to claim 1, it is characterized in that carrying out current transfer of data again on the bus after also comprising step 7 ten after the step 6, switching, do not lose to guarantee data, in transfer of data, on frame, adopt frame identification, frame identification mistake when finding at receiving terminal to receive shows that then this frame received, and at this moment directly the data of this time transmission is abandoned the reception redundancy issue that solves data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100105269A CN100387016C (en) | 2005-11-11 | 2005-11-11 | Heterogeneous multi-bus data transmission method between information processing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100105269A CN100387016C (en) | 2005-11-11 | 2005-11-11 | Heterogeneous multi-bus data transmission method between information processing device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1758622A true CN1758622A (en) | 2006-04-12 |
| CN100387016C CN100387016C (en) | 2008-05-07 |
Family
ID=36703815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100105269A Expired - Fee Related CN100387016C (en) | 2005-11-11 | 2005-11-11 | Heterogeneous multi-bus data transmission method between information processing device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100387016C (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100420228C (en) * | 2006-08-22 | 2008-09-17 | 哈尔滨工业大学 | Transmitting and receiving display system for CAN message of different priorities and its detecting method |
| CN101059930B (en) * | 2007-03-30 | 2011-01-26 | 北京巨数数字技术开发有限公司 | Display system, display unit and its control method |
| CN101447904B (en) * | 2008-10-31 | 2011-06-22 | 中国电力科学研究院 | Single-CAN-card-based multi-address receiving and transmitting method |
| CN102173289A (en) * | 2011-02-12 | 2011-09-07 | 广州汽车集团股份有限公司 | Method for controlling automatic muting of volume of auto sound in the backing process |
| US8176209B2 (en) | 2009-11-05 | 2012-05-08 | Electronics And Telecommunications Research Institute | Data communication system |
| US8495268B2 (en) | 2008-08-22 | 2013-07-23 | Panasonic Corporation | Card host LSI and set device including the same |
| CN103353715A (en) * | 2013-06-26 | 2013-10-16 | 许继集团有限公司 | Data transmission method for redundancy protection measurement and control of monitoring system |
| CN104506402A (en) * | 2014-12-01 | 2015-04-08 | 闫晓峰 | Multilink-based data transmission system and implementation method |
| CN111314191A (en) * | 2020-04-15 | 2020-06-19 | 联合华芯电子有限公司 | Data transmission system and method |
| CN111314192A (en) * | 2020-04-15 | 2020-06-19 | 联合华芯电子有限公司 | Method for transmitting data between high-speed bus structure and communication node |
| CN111478842A (en) * | 2020-04-15 | 2020-07-31 | 联合华芯电子有限公司 | High-speed data transmission system and method |
| CN111478841A (en) * | 2020-04-15 | 2020-07-31 | 联合华芯电子有限公司 | Data transmission system and method adopting special coding mode |
| CN112821991A (en) * | 2020-12-30 | 2021-05-18 | 惠州华阳通用电子有限公司 | Data transmission method and device |
| CN113364782A (en) * | 2021-06-09 | 2021-09-07 | 苏州智加科技有限公司 | Method and system for improving data transmission security |
| CN113867127A (en) * | 2021-10-12 | 2021-12-31 | 江苏清盐智能科技有限公司 | Redundancy framework bus of unmanned chariot control system |
| CN114675529A (en) * | 2022-04-13 | 2022-06-28 | 中国兵器装备集团自动化研究所有限公司 | Parallel redundancy system and method based on CAN bus level interface |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5727173A (en) * | 1995-12-05 | 1998-03-10 | National Semiconductor Corporation | Toggle bus circuit |
| DE19645861A1 (en) * | 1996-11-07 | 1998-07-23 | Colour Control Farbmestechnik | Platform independent communication process for heterogeneous networks |
| CA2294961C (en) * | 1997-06-20 | 2003-10-07 | Abb Patent Gmbh | Redundant serial bus and method for the operation thereof |
| FR2859341A1 (en) * | 2003-08-27 | 2005-03-04 | Thomson Licensing Sa | METHOD FOR CONTROLLING EQUIPMENT CONNECTED TO A HETEROGENEOUS NETWORK AND APPARATUS IMPLEMENTING THE METHOD |
-
2005
- 2005-11-11 CN CNB2005100105269A patent/CN100387016C/en not_active Expired - Fee Related
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100420228C (en) * | 2006-08-22 | 2008-09-17 | 哈尔滨工业大学 | Transmitting and receiving display system for CAN message of different priorities and its detecting method |
| CN101059930B (en) * | 2007-03-30 | 2011-01-26 | 北京巨数数字技术开发有限公司 | Display system, display unit and its control method |
| US8495268B2 (en) | 2008-08-22 | 2013-07-23 | Panasonic Corporation | Card host LSI and set device including the same |
| CN101952813B (en) * | 2008-08-22 | 2014-04-09 | 松下电器产业株式会社 | Card host LSI and set device including same |
| CN101447904B (en) * | 2008-10-31 | 2011-06-22 | 中国电力科学研究院 | Single-CAN-card-based multi-address receiving and transmitting method |
| US8176209B2 (en) | 2009-11-05 | 2012-05-08 | Electronics And Telecommunications Research Institute | Data communication system |
| CN102173289A (en) * | 2011-02-12 | 2011-09-07 | 广州汽车集团股份有限公司 | Method for controlling automatic muting of volume of auto sound in the backing process |
| CN103353715A (en) * | 2013-06-26 | 2013-10-16 | 许继集团有限公司 | Data transmission method for redundancy protection measurement and control of monitoring system |
| CN104506402A (en) * | 2014-12-01 | 2015-04-08 | 闫晓峰 | Multilink-based data transmission system and implementation method |
| CN104506402B (en) * | 2014-12-01 | 2018-04-13 | 闫晓峰 | A kind of data transmission system and implementation method based on multilink |
| CN111314191A (en) * | 2020-04-15 | 2020-06-19 | 联合华芯电子有限公司 | Data transmission system and method |
| CN111314192A (en) * | 2020-04-15 | 2020-06-19 | 联合华芯电子有限公司 | Method for transmitting data between high-speed bus structure and communication node |
| CN111478842A (en) * | 2020-04-15 | 2020-07-31 | 联合华芯电子有限公司 | High-speed data transmission system and method |
| CN111478841A (en) * | 2020-04-15 | 2020-07-31 | 联合华芯电子有限公司 | Data transmission system and method adopting special coding mode |
| CN112821991A (en) * | 2020-12-30 | 2021-05-18 | 惠州华阳通用电子有限公司 | Data transmission method and device |
| CN112821991B (en) * | 2020-12-30 | 2022-03-11 | 惠州华阳通用电子有限公司 | Data transmission method and device |
| CN113364782A (en) * | 2021-06-09 | 2021-09-07 | 苏州智加科技有限公司 | Method and system for improving data transmission security |
| CN113364782B (en) * | 2021-06-09 | 2023-05-02 | 苏州智加科技有限公司 | Method and system for improving data transmission safety |
| CN113867127A (en) * | 2021-10-12 | 2021-12-31 | 江苏清盐智能科技有限公司 | Redundancy framework bus of unmanned chariot control system |
| CN114675529A (en) * | 2022-04-13 | 2022-06-28 | 中国兵器装备集团自动化研究所有限公司 | Parallel redundancy system and method based on CAN bus level interface |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100387016C (en) | 2008-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100387016C (en) | Heterogeneous multi-bus data transmission method between information processing device | |
| EP2237162B1 (en) | PCI.Express communication system and communication method thereof | |
| CN103634150B (en) | A kind of high security CAN communication means of redundancy | |
| US6874052B1 (en) | Expansion bridge apparatus and method for an I2C bus | |
| US4897833A (en) | Hierarchical arbitration system | |
| US4845722A (en) | Computer interconnect coupler employing crossbar switching | |
| US5084871A (en) | Flow control of messages in a local area network | |
| CN101976074B (en) | Industrial control system based on field bus and control network | |
| CN102984059B (en) | Gigabit Ethernet redundancy network interface card and link switching condition criterion output control method thereof | |
| CN103490966B (en) | A kind of dual-redundant CAN bus method for receiving and processing data | |
| CN101286940A (en) | Dual-redundant CAN bus communication system and communicating method thereof | |
| JPS6324346A (en) | Information transmission system | |
| CN103957155A (en) | Message transmission method and device and interconnection interface | |
| CN109932966B (en) | Real-time efficient data transmission method based on M-LVDS bus | |
| US7120846B2 (en) | Data transmission device, data receiving device, data transfer device and method | |
| CN102047643A (en) | Method for enabling faster recovery of client applications in the event of server failure | |
| CN101980171A (en) | Failure self-recovery method for software system and software watchdog system used by same | |
| JP2014007695A (en) | Cascade-connection-based communication system and communication device | |
| CN100571108C (en) | Be used between computing node, carrying out data communications system and method | |
| US8307137B2 (en) | Remote communication method of a network | |
| CN116578521B (en) | Single-bus communication method, device, system and equipment | |
| JPH0769545A (en) | Multiplexer and switching method of its output | |
| CN102868583A (en) | FlexRay bus joint with fault diagnosis function | |
| CN111431668B (en) | Baud rate switching method based on multi-node UART communication, air conditioning system and processor | |
| EP0472867B1 (en) | Recovery from a possible switching error in a computer I/O system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080507 Termination date: 20091211 |