CN1752916A - Controller of magnetic disk array and its working method - Google Patents

Controller of magnetic disk array and its working method Download PDF

Info

Publication number
CN1752916A
CN1752916A CN 200510114725 CN200510114725A CN1752916A CN 1752916 A CN1752916 A CN 1752916A CN 200510114725 CN200510114725 CN 200510114725 CN 200510114725 A CN200510114725 A CN 200510114725A CN 1752916 A CN1752916 A CN 1752916A
Authority
CN
China
Prior art keywords
subcommand
data storage
module
tagging
read write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200510114725
Other languages
Chinese (zh)
Other versions
CN1329809C (en
Inventor
周建新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Priority to CNB2005101147254A priority Critical patent/CN1329809C/en
Publication of CN1752916A publication Critical patent/CN1752916A/en
Application granted granted Critical
Publication of CN1329809C publication Critical patent/CN1329809C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

The present invention discloses a controller of disk array and its working method. Its main structure includes a receiving module, a separation module, a sequenching module, a receiving/transmitting device, a separation buffer memory and a sequencing buffer memory. Said invention also provides the concrete action of the above-mentioned every portion and working principle of said disk array controller.

Description

The controller of disk array and method of work thereof
Technical field
The invention discloses a kind of controller and method of work thereof of disk array, the read write command of disk array can be split into several subcommands, and optimize its execution sequence, and then can effectively promote the read-write speed of disk array.
Background technology
In the data memory device of general computer system, hard disk is the most normal storage device that is used.But,,, become the bottleneck of system easily so still can not reach CPU in the computer system or the speed level of RAM because of the execution speed of hard disk is subjected to the restriction of mechanical motion.Therefore, for the memory speed of the numerical data of speed-up computation machine system, and increase its storage capacity, also will guarantee the security of store digital data simultaneously, the design of disk array is arisen at the historic moment.Have, along with the rise of network, server uses in a large number again, for the heavy demand of high-capacity and high-speed storage facilities, makes disc array system become the optimal selection of middle low order storage facilities.
The controller working method of the disk array of general public office, only merely according to the rank of disk array and the quantity of disc driver, by disk array controller the data that will write are cut into several small data pieces, and parallelly by bus transfer write in each disc driver dispersedly simultaneously; Otherwise, when wanting reading of data, read each required small data piece in each disc driver simultaneously, and remittance is made into the data that the user wants, just, when reading and writing data, be to move simultaneously, and then reach the purpose of RAD (rapid access data) by the magnetic head that the controller of disk array is controlled the multi-section disc driver.
But, on reality is used, cause the access time to postpone because of the relation of hardware or the problem of data configuration through regular meeting.For example, it is online that several disc drivers are connected same bus, and perhaps disk array controller will use at one time same disc driver to read the data etc. of diverse location.Therefore, though disk array controller is issued to each disc driver simultaneously with read write command in theory, but each disc driver still has the order of successively carrying out on read-write operation in real work, causes the delay of time virtually and drags the read-write operation of slow disk array.
How at the existing shortcoming of above-mentioned known disk array controller, design a kind of controller and method of work thereof of disk array, the read write command of disk array can be split into several subcommands, and optimize its execution sequence, and then can effectively promote the read-write speed of disk array, be invention emphasis of the present invention.
Summary of the invention
The object of the present invention is to provide a kind of controller of disk array, read write command can be split into several subcommands by a fractionation module, and utilize an order module and the execution sequence of several subcommands is made optimization sorting, thereby can effectively promote the read-write speed of disk array.
Another object of the present invention is to provide a kind of controller of disk array, utilize an order module that the execution sequence of several subcommands is optimized ordering, again by a transceiver with subcommand parallel each corresponding reservoir that is distributed to simultaneously, and in the process that transceiver transmits, sequencer program continues carrying out, thereby can carry out read-write operation efficiently.
Another purpose of the present invention is to provide a kind of controller of disk array, and its order module is that the principle of priority sorts with the subcommand that can carry out simultaneously, can carry out the subcommand of maximum quantity at one time, significantly improves the efficient of disk array.
Another purpose of the present invention, be to provide a kind of method of work of disk array, after receiving a read write command, earlier this order is split into several subcommands, again the execution sequence of each subcommand is made optimization sorting, with the simultaneously parallel data storage that is sent to correspondence of subcommand, can reach the effect of multitask simultaneously afterwards.
To achieve these goals, the invention provides a kind of controller of disk array, the main structure of controller includes: a receiver module, and can be in order to receive at least one read write command that an order source is transmitted; One splits module, connects this receiver module, each read write command can be split into several subcommands; One order module connects this fractionation module, can analyze the execution sequence of each subcommand, and carries out the program of ordering; And a transceiver, connect this fractionation module and several data storage, each subcommand through ordering can be passed to corresponding data storage, and can receive the look-at-me that returns by each data storage.
To achieve these goals, the present invention also provides a kind of method of work of disk array controller, and its key step includes: receive at least one read write command that is sent by an order source; Read write command is split into several subcommands; The execution sequence of several subcommands is optimized ordering; Reach and send several subcommands after sorted to data storage corresponding in the disk array respectively.
Following conjunction with figs. and specific embodiment elaborate to feature of the present invention, but not as a limitation of the invention.
Description of drawings
Fig. 1 is the organigram of a preferred embodiment of the present invention;
Fig. 2 is the structural representation of doubly linked list of the present invention;
Fig. 3 is a preferred embodiment of the present invention workflow synoptic diagram;
Fig. 4 A is the execution sequence synoptic diagram of several subcommands of the present invention before not carrying out sequencer program; And
Fig. 4 B is the execution sequence synoptic diagram of several subcommands of the present invention after carrying out sequencer program.
Wherein, Reference numeral:
10 controllers, 11 receiver modules
111 reception buffers 12 split module
122 split buffer 13 order module
133 ordering buffers, 14 transceivers
15 order sources, 161 first data storage
162 second data storage 163 the 3rd data storage
164 the 4th data storage 165 the 5th data storage
166 the 6th data storage 167 the 7th data storage
168 the 8th data storage, 171 first buses
172 second buses 173 the 3rd bus
174 the 4th buses, 20 doubly linked lists
Tagging before 21 first back end 211 first
212 first command areas, 213 first back taggings
Tagging before 22 second back end 221 second
222 second command areas, 223 second back taggings
Tagging before 23 the 3rd back end 231 the 3rd
232 the 3rd command areas 233 the 3rd back tagging
Tagging before 29 N back end, 291 N
Tagging behind 292 N command areas, 293 N
The 2 second frequency cycles of 1 first frequency cycle
3 the 3rd frequency periods
Embodiment
At first, please refer to Fig. 1, be the organigram of a preferred embodiment of the present invention.As shown in the figure, the main structure of controller 10 of the present invention includes a receiver module 11, and splits module 12, an order module 13 and a transceiver 14.
Wherein, receiver module 11 is used for receiving by an order source 15 read write commands that transmitted.After each read write command is sent in regular turn and splits module 12, each read write command is split into several subcommands by splitting module 12.Afterwards, utilize order module 13 to analyze the execution sequence of each subcommand again, and carry out an optimization sorting program, and then respectively will be with several buses 171 to 174 through the side by side parallel data storage that passes to correspondence of several subcommands of ordering, for example: one first data storage 161, one second data storage 162, one the 3rd data storage 163 or the like by transceiver 14.Whether transceiver 14 also can receive by each data storage 161 to 168 look-at-me that returned, thereby can learn each data storage 161 to 168 complete operation.After each data storage was finished one batch of operation, controller 10 can be transferred to several subcommands each data storage 161 to 168 again.
When fractionation module 12 split into several subcommands with a read write command, each subcommand included an identification code, an address and a data length at least.Wherein, the identification code of each subcommand is corresponding to the data storage under the subcommand, and the data storing address of this data storage is then pointed in the address.Transceiver 14 can correctly be sent to each subcommand corresponding data storage whereby, the operation that cooperates the information of address and data length to finish data read really or write again.
Secondly, receiver module 11 also can be provided with a reception buffer 111, is used for storing the read write command that is received.Split module 12 and be provided with a fractionation buffer 122, in order to store several subcommands after splitting.13 of order module are provided with an ordering buffer 133, in order to store through several subcommands after the ordering processing.By the setting of each buffer 111,122,133, each module 11,12,13 can temporarily work alone, and the result of the gained of will working is stored in its corresponding buffer 111,122,133, reaches the purpose of multitask simultaneously.Thus, can effectively shorten each module 11,12,13 stand-by period each other.
Then, please refer to Fig. 2, be the structural representation of doubly linked list of the present invention.In the present invention, split module 12 and order module 13 and store each subcommand in the mode of a two-way chained list respectively.As shown in the figure, doubly linked list 20 includes several back end that interrelates in proper order, for example: first back end 21, second back end 22, the 3rd back end 23, to N back end 29 or the like.Tagging, a command area and a back tagging before the structure of each back end includes one.Tagging 211, one first command area 212 and one first back tagging 213 before for example the structure of first back end 21 includes one first; Second back end, 22 structures include tagging 221 before one second, one second command area 222 and one second back tagging 223, the remainder data node the structure title can the rest may be inferred.
The command area of each back end is respectively in order to store a subcommand.Illustrate, in the two-way chained list, its first command area 212, second command area 222, the 3rd command area 232 and N command area 292 etc. store first subcommand, second subcommand, the 3rd subcommand and N subcommand etc. respectively.Tagging 211 is because be the initial of sequence subcommand before first, so content is Null, and the first back tagging 213 points to second back end 22.Tagging 221 points to first back end, 21, the second 223 of back taggings and points to the 3rd back end 23 before second; Can get the linking relationship of all the other each back end by that analogy.N data node 29 is owing to being last back end, so tagging 293 also is Null thereafter.Hence one can see that, doubly linked list 20 is to point to its corresponding each back end by preceding tagging respectively with the back tagging to reach the purpose that each back end links each other, and can know the relation of learning that each back end links each other, original contents that so just can complete each read write command of preservation.
By the relation that each back end links each other, order module 13 is behind the execution sequence of analyzing each subcommand, if a certain subcommand will be shifted to an earlier date or delay execution, the necessary address of back end in doubly linked list 20 that change.Just, when a certain back end in the doubly linked list was deleted, order module 13 only need change the sensing of back tagging with the preceding tagging of back one back end of its last data node, can reach the purpose that each back end links each other once again.For example: second back end 22 is deleted in a two-way chained list, and taggings 231 then changed the sensing first number node 21 before fractionation module 12 or order module 13 can change the first back tagging 213 sensing the 3rd back end 23, the three.
In like manner, when doubly linked list 20 increased a certain back end newly, order module 13 also can be changed the back tagging of related data node and the sensing of preceding tagging, to reach the purpose that each back end links each other.
Learn that thus order module 13 only needs to change the relevant back tagging and the sensing of preceding tagging a little, does not need to move in a large number the position of data, and order module 13 is finished the work easily apace when deletion or increase back end.
Please refer to Fig. 3, be the workflow synoptic diagram of a preferred embodiment of the present invention.Step 301 at first receives at least one read write command that is transmitted by an order source by receiver module; Step 303 is transferred to the read write command that is received successively afterwards and is split module execution disassembler, and each read write command is split into several subcommands respectively; Step 305 relends the execution sequence that helps order module to analyze each subcommand, and carries out sequencer program and the execution sequence of each subcommand is made optimization sorting; Step 307 utilizes the subcommand after transceiver will sort to comply with a batch side by side parallel data storage that sends to correspondence at last again.By above-mentioned steps, can effectively promote the read-write efficiency of disk array.
In addition, can be in step 301 back execution in step 302: receiver module be stored in received read write command in the reception buffer; And in step 303 back execution in step 304: split module and will split the subcommand that is produced and be stored in the fractionation buffer; And in step 305 back execution in step 306: order module is stored in several subcommands after optimization sorting in the ordering buffer.
Present embodiment can utilize each buffer, receiver module, fractionation module and order module that the result of its work is stored in respectively in the corresponding cache device, can effectively remove the time that each execution in step is waited for each other mutually, and then promote its work efficiency.
In addition, the workflow of present embodiment also can be in step 307 back execution in step 308: judge whether to receive the look-at-me that is returned by each data storage by transceiver.If do not have, then execution in step 308: represent that each data storage do not finish the operation of this batch subcommand as yet, can postpone time interval, i.e. a step 318 this moment according to user's setting; Re-execute step 308 afterwards again.If received the look-at-me of each data storage passback, represent that then each subcommand executed of this batch is finished, can enter the next step flow process.
Since after every transmission one subcommand of transceiver, the back end of correspondence deletion in the doubly linked list in the buffer that just will sort, so after the subcommand of each batch is complete, but execution in step 309 judges within the ordering buffer whether be empty.If be empty, expression also has intact subcommand existence, then the step of execution in step 307 and postorder thereof and form a circulation process; If empty, represent that then all orders finish whole workflow end.
At last, please refer to Fig. 4 A and Fig. 4 B, be respectively before sorting and the execution sequence synoptic diagram of each subcommand of back that sorts.With framework embodiment illustrated in fig. 1 is example, can obviously find out first data storage 161 and second data storage, 162 shared first buses 171; The 3rd data storage 163 and the 4th data storage 164 are shared second bus 172; The 5th data storage 165 and the 6th data storage 166 are shared the 3rd bus 173; The 7th data storage 167 and the 8th data storage 168 are shared the 4th bus 174 or the like.Because same bus only allows at one time single data storage to use, and same data storage only can carry out a subcommand at one time, below will simplify explaining orally again to system operation programs.Suppose that each data storage carries out the time that each subcommand all needs a frequency period, and ignore other operation.At this moment, if there is read write command to be split as several subcommands according to the disk array rank, it needs each data storage to carry out the order of work shown in Fig. 4 A when carrying out.
In theory, in the first frequency cycle 1, first data storage 161 should be carried out two subcommands, second data storage 162 and the 3rd data storage 163 and respectively carry out a subcommand.In the second frequency cycle 2, the 5th, the 6th, the 7th and the 8th data storage 165 to 168 respectively needs to carry out a subcommand.And in the 3rd frequency period 3, the 4th data storage 164 should be carried out two subcommands, the 5th and the 8th data storage 165,168 respectively needs to carry out a subcommand.
But under the restriction of system architecture, in each frequency period each batch subcommand being sent to corresponding data storage simultaneously abreast has any problem, so when reality is carried out, the subcommand that is performed in the above-mentioned same frequency period will be divided into two, three even more frequency period and could send and be finished, follow-up batch subcommand then need be waited for after last batch of subcommand all finished and could be performed in regular turn again, cause seriously delaying the access rate of disk array.
Therefore, if will avoid the problems referred to above and effective read-write speed that promotes disk array, the execution sequence of each subcommand must be optimized ordering.Be elaborated below:
The order module of present embodiment is according to the rank of system architecture or disk array, and is that the principle of priority sorts to each subcommand with the subcommand that can be carried out simultaneously.Utilize disk array controller of the present invention and method of work thereof, by the execution sequence of each subcommand of order module ex ante analysis, and after making optimization sorting, the work schedule of each data storage will be shown in Fig. 4 B.Wherein, 161,163,165,167 work of the first, the 3rd, the 5th and the 7th data storage are arranged in the first frequency cycle 1; 162,164,166,168 work of the second, the 4th, the 6th and the 8th data storage were arranged in the second frequency cycle 2; The first, the 4th, the 5th and the 8th data storage 161,163,165,168 work or the like are then arranged in the 3rd frequency period 3.Can avoid in same frequency period, taking place a data storage and need an actual figure subcommand, and several data storage need be used the situation of a bus simultaneously.That is to say that the subcommand of each batch will be performed with the efficient of maximum, thereby can significantly promote the access rate of disk array.
In addition, the order source that the present invention was suitable for can be operating system or application program.And the controller of disk array of the present invention and method of work thereof can be implemented in the mode of hardware, software or firmware.
In sum, the present invention can split into the read write command of disk array several subcommands, and optimizes its execution sequence, and then can effectively promote the read-write speed of disk array.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.

Claims (15)

1, a kind of controller of disk array is characterized in that, comprising:
One receiver module is used for receiving at least one read write command that an order source is transmitted;
One splits module, connects this receiver module, each read write command can be split into several subcommands;
One order module connects this fractionation module, can analyze the execution sequence of each subcommand, and carries out the program of ordering; And
One transceiver connects this fractionation module and several data storage, each subcommand through ordering can be passed to corresponding data storage, and can receive the look-at-me that is returned by each data storage.
2, controller according to claim 1 is characterized in that, this receiver module also is provided with a reception buffer, is used for storing this read write command; This fractionation module also is provided with one and splits buffer, is used for storing this several subcommands; This order module also is provided with an ordering buffer, is used for storing several subcommands through sequencer program.
3, controller according to claim 1 is characterized in that, this order module is that the principle of priority sorts with the subcommand that can carry out simultaneously.
4, controller according to claim 1 is characterized in that, each subcommand stores in a two-way chained list mode, and includes respectively: an identification code, an address and a data length, and each identification code corresponds respectively to the affiliated data storage of each subcommand.
5, controller according to claim 4 is characterized in that, this doubly linked list includes several back end that interrelates in proper order, and the structure of each back end includes: tagging, a command area and a back tagging before one.
6, controller according to claim 5 is characterized in that, each command area is used for storing corresponding subcommand, and tagging is used to refer to last number according to node before each, and each back tagging is used to refer to data node backward.
7, controller according to claim 1 is characterized in that, can select to implement in the mode of a hardware, a software or a firmware; And this order source may be selected to be an operating system or an application program.
8, a kind of method of work of disk array controller is characterized in that, comprises the following steps:
At least one read write command that reception is sent by an order source;
This read write command is split into several subcommands;
The execution sequence of these several subcommands is optimized ordering; And
Send several subcommands after sorted to data storage corresponding in the disk array respectively.
9, method of work according to claim 8 is characterized in that, also includes one after receiving read write command the read write command that is received is stored in the step of a reception buffer; After splitting this read write command, also include one and will split the step that the subcommand that is produced is stored in a fractionation buffer; And after optimization sorting, also include the step that a subcommand after will sorting is stored in an ordering buffer.
10, method of work according to claim 9 is characterized in that, also includes one and judge the step whether subcommand that does not send is as yet arranged in this ordering buffer after beginning to transmit subcommand; If then continue to transmit remaining subcommand; If not, the program that then quits work.
11, method of work according to claim 10 is characterized in that, also includes one and judge whether each data storage transmits the step of a look-at-me after beginning to transmit subcommand; If whether have the step of the subcommand that as yet not send, and form a circulation process if then carrying out this judgement ordering buffer; If not, then postpone a time interval, carry out once more and judge whether each data memory device transmits the step of look-at-me.
12, method of work according to claim 8 is characterized in that, each subcommand stores in the mode of a two-way chained list, and includes respectively: an identification code, an address and a data length; And each identification code corresponds respectively to the data storage under each subcommand.
13, method of work according to claim 12 is characterized in that, this doubly linked list includes several back end that interrelates in proper order, and the structure of each back end includes: tagging, a command area and a back tagging before one; And tagging is used to refer to last number according to node before each; And each back tagging is used to refer to data node backward.
14, method of work according to claim 11 is characterized in that, this optimization sorting is that the principle of priority sorts with the subcommand that can carry out simultaneously.
15, method of work according to claim 8 is characterized in that, can select to implement in the mode of a hardware, a software or a firmware; And this order source may be selected to be an operating system or an application program.
CNB2005101147254A 2005-10-25 2005-10-25 Controller of magnetic disk array and its working method Active CN1329809C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005101147254A CN1329809C (en) 2005-10-25 2005-10-25 Controller of magnetic disk array and its working method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005101147254A CN1329809C (en) 2005-10-25 2005-10-25 Controller of magnetic disk array and its working method

Publications (2)

Publication Number Publication Date
CN1752916A true CN1752916A (en) 2006-03-29
CN1329809C CN1329809C (en) 2007-08-01

Family

ID=36679786

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005101147254A Active CN1329809C (en) 2005-10-25 2005-10-25 Controller of magnetic disk array and its working method

Country Status (1)

Country Link
CN (1) CN1329809C (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101464790B (en) * 2007-12-19 2011-11-23 宏正自动科技股份有限公司 Apparatus and method for scheduling commands from host systems
CN101840310B (en) * 2009-12-25 2012-01-11 创新科存储技术有限公司 Data read-write method and disk array system using same
CN101620516B (en) * 2008-06-30 2012-04-25 索尼株式会社 Information processing apparatus, controlling method thereof, and program
CN103077132A (en) * 2013-01-07 2013-05-01 浪潮(北京)电子信息产业有限公司 Cache processing method and protocol processor cache control unit
CN105868121A (en) * 2016-03-28 2016-08-17 联想(北京)有限公司 Information processing method and electronic equipment
CN106126124A (en) * 2016-06-29 2016-11-16 联想(北京)有限公司 A kind of data processing method and electronic equipment
CN106502806A (en) * 2016-10-31 2017-03-15 华为技术有限公司 A kind of bus protocol command processing device and correlation technique
CN107835989A (en) * 2015-07-13 2018-03-23 华为技术有限公司 Shared storage control and the method using shared storage control
CN108388405A (en) * 2017-02-02 2018-08-10 慧荣科技股份有限公司 data storage device and operation method thereof
CN111200804A (en) * 2018-11-19 2020-05-26 福建天泉教育科技有限公司 Data synchronization method and system based on Bluetooth transmission

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5249279A (en) * 1989-11-03 1993-09-28 Compaq Computer Corporation Method for controlling disk array operations by receiving logical disk requests and translating the requests to multiple physical disk specific commands
EP0428021B1 (en) * 1989-11-03 1998-09-02 Compaq Computer Corporation Method for data distribution in a disk array
US6505268B1 (en) * 1996-12-20 2003-01-07 Compaq Computer Corporation Data distribution in a disk array
JP3876949B2 (en) * 1998-05-01 2007-02-07 ソニー株式会社 Data recording / reproducing apparatus and method
US7263476B1 (en) * 2000-06-12 2007-08-28 Quad Research High speed information processing and mass storage system and method, particularly for information and application servers
CN1179279C (en) * 2001-08-30 2004-12-08 威达电股份有限公司 Disc array controller

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101464790B (en) * 2007-12-19 2011-11-23 宏正自动科技股份有限公司 Apparatus and method for scheduling commands from host systems
CN101620516B (en) * 2008-06-30 2012-04-25 索尼株式会社 Information processing apparatus, controlling method thereof, and program
CN101840310B (en) * 2009-12-25 2012-01-11 创新科存储技术有限公司 Data read-write method and disk array system using same
CN103077132A (en) * 2013-01-07 2013-05-01 浪潮(北京)电子信息产业有限公司 Cache processing method and protocol processor cache control unit
CN103077132B (en) * 2013-01-07 2016-01-06 浪潮(北京)电子信息产业有限公司 A kind of cache handles method and protocol processor high-speed cache control module
US10353747B2 (en) 2015-07-13 2019-07-16 Futurewei Technologies, Inc. Shared memory controller and method of using same
CN107835989A (en) * 2015-07-13 2018-03-23 华为技术有限公司 Shared storage control and the method using shared storage control
CN105868121B (en) * 2016-03-28 2019-05-17 北京联想核芯科技有限公司 A kind of information processing method and electronic equipment
CN105868121A (en) * 2016-03-28 2016-08-17 联想(北京)有限公司 Information processing method and electronic equipment
CN106126124A (en) * 2016-06-29 2016-11-16 联想(北京)有限公司 A kind of data processing method and electronic equipment
CN106126124B (en) * 2016-06-29 2019-05-21 北京联想核芯科技有限公司 A kind of data processing method and electronic equipment
CN106502806A (en) * 2016-10-31 2017-03-15 华为技术有限公司 A kind of bus protocol command processing device and correlation technique
CN106502806B (en) * 2016-10-31 2020-02-14 华为技术有限公司 Bus protocol command processing device and related method
CN108388405A (en) * 2017-02-02 2018-08-10 慧荣科技股份有限公司 data storage device and operation method thereof
CN111200804A (en) * 2018-11-19 2020-05-26 福建天泉教育科技有限公司 Data synchronization method and system based on Bluetooth transmission

Also Published As

Publication number Publication date
CN1329809C (en) 2007-08-01

Similar Documents

Publication Publication Date Title
CN1752916A (en) Controller of magnetic disk array and its working method
CN1238793C (en) Distributed memory control and bandwidth optimization
CN1049059C (en) A real time data imaging network system and a method of operating same
CN1179283C (en) Transaction scheduling for a bus system
CN1082210C (en) Direct memory access controlling device
US20130138731A1 (en) Automated client/server operation partitioning
CN1376281A (en) Split transaction protocol for a bus system
CN1855026A (en) Method, memory controller and system for selecting a command to send to memory
CN1498374A (en) Apparatus and method for efficiently sharing memory bandwidth in network processor
CN103959275A (en) Dynamic process/object scoped memory affinity adjuster
CN103226448A (en) Driving method and device for SSD (solid state disk)
CN1155891C (en) Equity elevator scheduling calculating method used for direct access storage device
CN1585373A (en) Ping pong buffer device
US20070083708A1 (en) Controller of redundant arrays of independent disks and operation method thereof
US10474365B2 (en) System and method for file processing from a block device
CN1543092A (en) SCSI instruction optimization method based on FC-SAN storage device
CN1776592A (en) Method and system for efficient command performance of multiple units sharing the same data interface port
CN1228726C (en) Massive memory system based on multi-channel memory equipment and its control method
CN1684054A (en) Matrix type bus connection system
CN1262922C (en) Data processing using various data processors
CN1875350A (en) Integrated circuit comprising a measurement unit for measuring utilization of a communication bus
CN1269045C (en) Method for dynamic distributing memory in multiple queue process realize
CN1602014A (en) Method and device for connection of network proceesor schedling
CN1232911C (en) Method and configuration for adaptable accessing instruction and data
CN112925741B (en) Heterogeneous computing method and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant