CN1749815A - Reference voltage changing over circuit and changing over method - Google Patents

Reference voltage changing over circuit and changing over method Download PDF

Info

Publication number
CN1749815A
CN1749815A CN 200410077837 CN200410077837A CN1749815A CN 1749815 A CN1749815 A CN 1749815A CN 200410077837 CN200410077837 CN 200410077837 CN 200410077837 A CN200410077837 A CN 200410077837A CN 1749815 A CN1749815 A CN 1749815A
Authority
CN
China
Prior art keywords
mentioned
transistor
voltage
quasi position
voltage quasi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410077837
Other languages
Chinese (zh)
Other versions
CN100442109C (en
Inventor
张坤山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Priority to CNB2004100778372A priority Critical patent/CN100442109C/en
Publication of CN1749815A publication Critical patent/CN1749815A/en
Application granted granted Critical
Publication of CN100442109C publication Critical patent/CN100442109C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The voltage reference converting circuit suitable for LCD panel includes the first power source, the second power source, the first high voltage transistor and the second high voltage transistor. The first power source provides the first voltage reference; the first high voltage transistor has grid connected to the first power source, the first electrode connected to one signal with the first voltage reference and the second voltage reference and the second electrode connected to one node; the second power source provides one third voltage reference; and the second high voltage transistor has the first electrode connected to the second power source and the second electrode connected to the node. When the signal is the first voltage reference, the node has voltage basically equal to the third voltage reference, and when the signal is the second voltage reference, the node has voltage basically equal to the second voltage reference.

Description

Voltage quasi position change-over circuit and conversion method
Technical field
The invention relates to that a kind of tft liquid crystal shows (TFT LCD) device, particularly relevant for a kind of accurate bit pad of output of TFT LCD gate drivers.
Background technology
Active-matrix liquid crystal display (LCD) device has a display panel, and the driving circuit that drives this display panel.Driving circuit has a gate drivers (gate driver) and one source pole driver (source driver).Gate drivers is in order to selecting the gate line of a certain row, and source electrode driver sees through source electrode line and provides picture element signal to give pixel corresponding to selecteed gate line.Because gate drivers operates in the environment of multiple voltage (mixed-voltage), therefore need utilize a change-over circuit, in order to being provided, different voltage quasi positions gives gate drivers.
Figure 1A is the calcspar of known gate drivers.In the XGA/SXGA display system, gate drivers 10 has 256 output raceway groove OUT1~OUT256.Gate drivers 10 comprises the accurate bit pad 11 of an input, offset buffer 12, control module 13, the accurate bit pad 14 of output and output buffer 15.Import accurate bit pad 11 conversions from LCD control ASIC (application specificintegrated circuit; Use specific integrated circuit) the voltage quasi position of input signal.As shown in the figure, the input signal of importing accurate bit pad 11 comprises control signal, clock signal SCLK and data-signal.Above-mentioned control signal comprises a left side/control signal that moves to right LR, output enable signal OE and overall control signal XON.And above-mentioned data-signal comprises right data input/output signal DIOR and left data input/output signal DIOL.When offset buffer 12 is the rising edge at signal SCLK, according to signal LR and the initial pulse of movable signal DIOR or DIOL.Control module 13 sees through signal OE and XON, the signal of offset buffer 12 deciphered, and the operator scheme of control gate driver 10.Export the accurate position of signal voltage of accurate bit pad 14 TCU transfer control unit 13, to drive display panel.
Figure 1B shows the employed different voltage quasi positions of gate drivers.The input signal of importing accurate bit pad 11 has the first voltage quasi position scope, by V SSTo V DD, for example by 0V to 3.6V.Import accurate bit pad 11 the first voltage quasi position scope is transformed into the second voltage quasi position scope.Second voltage quasi position scope system is by V EETo V AA, for example by-10V to (10+ (3.6~5)) V.Importing accurate bit pad 11, offset buffer 12 and control module 13 all is to use the second voltage quasi position scope.Export accurate bit pad 14 the second voltage quasi position scope is transformed into the accurate position of tertiary voltage scope.The accurate position of tertiary voltage scope system is by V EETo V COM, for example by-10V to 25V.Export accurate bit pad 14 and output buffer 15 and all use the accurate position of tertiary voltage scope.
The U.S. in early days openly the title of case numbers 20020135555 be the accurate bit pad of single end high pressure (hereinafter to be referred as quoting case 555 as proof) that is applied to the TFT-LCD gate drivers.Shown in Fig. 1 C, the output signal OUT of two kinds of accurate positions of accurate bit pad 51 outputs.Accurate bit pad 51 comprises high voltage transistor M1 and M2, in order to the voltage quasi position of converted input signal.After partial circuit 511 is incorporated accurate bit pad 51 into, can reduce chip area.In addition, partial circuit 512 has two high voltage transistor M11 and M12, and wherein, transistor M11 and M12 system are controlled by control signal XON2 and XON3, in order to prevent accurate bit pad 51 huge static power source loss takes place.In addition, accurate bit pad 51 needs the extra accurate bit pad that increases, in order to produce voltage quasi position as signal XON2 and XON3.Therefore, cause the complex structure of accurate bit pad 51, and occupy most chip area.
Summary of the invention
Fundamental purpose of the present invention is to use a kind of circuit and method, in order to dwindle the employed space of accurate bit pad.
In order to achieve the above object, the invention provides a kind of voltage quasi position change-over circuit, be applicable to display panels, comprise first and second power supply unit and first and second high voltage transistor.First power supply unit is in order to provide first voltage quasi position.First high voltage transistor, its grid couples first power supply unit, and its first electrode couples a signal with first voltage quasi position and one second voltage quasi position, and its second electrode couples a node.The second source supply is in order to provide tertiary voltage accurate position.Second high voltage transistor, its first electrode couples the second source supply, and its second electrode couples node.When signal was first voltage quasi position, the voltage quasi position of node approximated the accurate position of tertiary voltage; When signal was second voltage quasi position, the voltage quasi position of node approximated second voltage quasi position.
The present invention provides a kind of driving circuit in addition, is applicable to display panels, comprises a current source and complex number voltage level shift circuit.Current source provides a reference voltage.Each voltage quasi position change-over circuit has first and second power supply unit and first and second high voltage transistor.First power supply unit is in order to provide first voltage quasi position.First high voltage transistor, its grid couples first power supply unit, and its first electrode couples a signal with first voltage quasi position and one second voltage quasi position, and its second electrode couples a node.The second source supply is in order to provide tertiary voltage accurate position.Second high voltage transistor, its first electrode couples the second source supply, and its second electrode couples node.When signal was first voltage quasi position, the voltage quasi position of node approximated the accurate position of tertiary voltage; When signal was second voltage quasi position, the voltage quasi position of node approximated second voltage quasi position.
The present invention provides a kind of voltage quasi position change-over circuit in addition, is applicable to a display panels, comprises second, third and the 4th power supply unit, the 3rd, the 4th and the 5th transistor, Unit first, second and third and code translator.Second, third and the 4th power supply unit provide the 3rd, second and the 4th voltage quasi position respectively.Three, the 4th and the 5th transistorized electrode couples second, third and the 4th power supply unit respectively.First and second unit determines conducting or ends the 3rd and the 4th transistor respectively according to the state of first and second input signal.Code translator is in order to deciphering first and second input signal, and the output decoded signal.Unit the 3rd determines conducting or ends the 5th transistor according to first or second state of decoded signal.
For achieving the above object, the invention provides a kind of voltage quasi position conversion method, be applicable to a display panels.At first, provide a current source to produce the signal that a reference voltage and has one first voltage quasi position and one second voltage quasi position.Then, provide one first power supply unit, in order to export first voltage quasi position.One first high voltage transistor is provided again, and its grid couples first power supply unit, its first electrode received signal, and its second electrode couples a node.Provide a second source supply, in order to export the accurate position of a tertiary voltage.One second high voltage transistor is provided, and its grid receives reference voltage, and its first electrode couples the second source supply, and its second electrode couples node.When signal was first voltage quasi position, the voltage quasi position of node approximated the accurate position of tertiary voltage.When signal was second voltage quasi position, the voltage quasi position of node approximated second voltage quasi position.
The present invention provides a kind of voltage quasi position conversion method in addition.At first, provide the one the 3rd, the second and the 4th voltage quasi position.Then, provide the one the 3rd, the 4th and the 5th transistor, wherein, each transistorized electrode receives the 3rd, second and the 4th voltage quasi position respectively.One first and second input signal is provided again, all has first and second state.One output signal is provided.Then, provide first and second unit,, determine conducting or end the 3rd and the 4th transistor according to the state of first and second input signal.One code translator is provided, in order to deciphering first and second input signal, and exports a decoded signal.At last, provide Unit one the 3rd,, determine conducting or end the 5th transistor according to the state of decoded signal.
Description of drawings
Figure 1A is the calcspar of known gate drivers.
Figure 1B shows the employed different voltage quasi positions of gate drivers.
Fig. 1 C shows known level shift circuit.
Fig. 2 shows first embodiment of voltage quasi position change-over circuit of the present invention.
Fig. 3 shows second embodiment of voltage quasi position change-over circuit of the present invention.
Fig. 4 shows the 3rd embodiment of voltage quasi position change-over circuit of the present invention.
Fig. 5 shows the 4th embodiment of voltage quasi position change-over circuit of the present invention.
Symbol description:
10: gate drivers;
11: import accurate bit pad;
12,22: offset buffer;
13: control module;
14: export accurate bit pad;
15,26,76: output buffer;
20,30,40,70: the voltage quasi position change-over circuit;
24,74: accurate bit pad;
22-2,72-2: locking devicen;
22-4,72-4,72-6,74-2: phase inverter;
24-2: first high voltage transistor; 24-4: second high voltage transistor;
26-2: the first transistor; 26-4: transistor seconds;
32-2, M1, M6: transistor;
M1C: the 3rd transistor; M2C: the 4th transistor;
M3C: the 5th transistor;
M1A: the 6th transistor; M2A: the 8th transistor;
M3A: the tenth transistor;
M1B: the 7th transistor; M2B: the 9th transistor;
M3B: the 11 transistor;
27: the first power supply units;
28: the second source supply;
29: the three power supply units;
32: voltage generator;
34,42,72: bit shift register and control module;
32-4: current source;
The 34-2:AND lock;
The 34-4:NOR lock;
72-8: code translator.
Embodiment
For above and other objects of the present invention, feature and advantage can be become apparent, cited below particularlyly go out preferred embodiment, and cooperate appended graphicly, be described in detail below:
Fig. 2 shows first embodiment of voltage quasi position change-over circuit of the present invention.Voltage quasi position change-over circuit 20 is according to the input signal V with two kinds of accurate positions IN, and the output signal V with two kinds of accurate positions is provided OUTFor example with output signal V OUTOne of them raceway groove of 256 output raceway grooves that give gate drivers (not icon) is provided.Voltage quasi position change-over circuit 20 has an offset buffer 22, a bit pad 24 and an output buffer 26 surely.Offset buffer 22 comprises a locking devicen (latch device) 22-2 and phase inverter 22-4; Wherein, locking devicen 22-2 can be D type flip-flop.Input signal V INHas the first voltage quasi position V AAAnd the second voltage quasi position V EEPhase inverter 22-4 is in order to input signal V INAfter anti-phase, export the A point to.
Accurate bit pad 24 has the first high voltage transistor 24-2 and the second high voltage transistor 24-4.The grid of the first high voltage transistor 24-2 (not label) receives the first voltage quasi position V that first power supply unit 27 is provided AA, its first electrode (not label) couples the A point, and its second electrode (not label) couples the B point.The grid of the second high voltage transistor 24-4 couples reference voltage V R, its first electrode (not label) receives the accurate position of the tertiary voltage V that second source supply 28 is provided COM, its second electrode (not label) couples the B point; Reference voltage V RProduced by a current source, in order to offering 256 of gate drivers output raceway grooves, and its voltage quasi position needs enough conducting second high voltage transistor 24-4.
In the present embodiment, the first high voltage transistor 24-2 is high pressure n channel metal semiconductor (NMOS) transistor, and the second high voltage transistor 24-4 is high pressure p channel metal semiconductor (PMOS) transistor; Wherein, the first high voltage transistor 24-2 is as switch, and the second high voltage transistor 24-4 is as lifting gear.The advantage of the first high voltage transistor 24-2 and the second high voltage transistor 24-4 is that it is smaller that its volume can be designed.
Output buffer 26 more comprises the complementary phase inverter of being made up of the first transistor 26-2 and transistor seconds 26-4.The first transistor 26-2 is the PMOS transistor, and transistor seconds 26-4 is a nmos pass transistor.The grid of the first transistor 26-2 couples the B point, and its first electrode (not label) couples the accurate position of the tertiary voltage V that second source supply 28 is provided COM, its second electrode (not label) couples the C point, as the output terminal of voltage quasi position change-over circuit 20.The grid of transistor seconds 26-4 (not label) couples the B point, and its first electrode (not label) couples the C point, and its second electrode (not label) receives the second voltage quasi position V that the 3rd power supply unit 29 is provided EE
As input signal V INBe the first voltage quasi position V AAOr being positioned at the inversion signal that A orders is the second voltage quasi position V EEThe time, the conducting first high voltage transistor 24-2 then.The voltage quasi position that B is ordered approximates the second voltage quasi position V EE, make the first transistor 26-2 be switched on, and transistor seconds 26-4 is cut off.The voltage quasi position V of ordering at C OUTApproximate the accurate position of tertiary voltage V COM
As input signal V INBe the second voltage quasi position V EEOr being positioned at the inversion signal that A orders is the first voltage quasi position V AAThe time, then by the first high voltage transistor 24-2.The voltage quasi position that B is ordered approximates the accurate position of tertiary voltage V COM, make the first transistor 26-2 be cut off, and transistor seconds 26-4 is switched on.Therefore the C voltage quasi position V of ordering OUTApproximate the second voltage quasi position V EEFrom the above, input signal V INThe first voltage quasi position V AAAnd the second voltage quasi position V EEBe converted into output signal V respectively OUTThe accurate position of tertiary voltage V COMAnd the second voltage quasi position V EE
Fig. 3 shows second embodiment of voltage quasi position change-over circuit of the present invention.Voltage quasi position change-over circuit 30 has a voltage generator 32, a bit shift register and control module 34, a bit pad 24 and an output buffer 26 surely.Voltage generator 32 has high voltage transistor 32-2 and current source 32-4, gives all output raceway grooves of gate drivers in order to reference voltage to be provided.The grid of transistor 32-2 (not label) couples the grid of the second high voltage transistor 24-4, and the accurate position of second source supply 28 tertiary voltage that provides V is provided its first electrode (not label) COM, its second electrode (not label) couples current source 32-4.Offset buffer and control module 34 have a locking devicen 22-2, an AND lock 34-2 and a NOR lock 34-4.Voltage quasi position change-over circuit 30 is according to the input signal V of two kinds of accurate positions IN, export the output signal V of two kinds of accurate positions OUTFor example with output signal V OUTExport one of them raceway groove of 256 output raceway grooves of gate drivers to.
The operator scheme of gate drivers comprises general modfel (normal mode), " shut " mode" (offmode) and open mode (on mode), select the operator scheme of gate drivers by the first control signal XON and the second control signal OE, wherein, the first control signal XON and the second control signal OE all have the first voltage quasi position V AAAnd the second voltage quasi position V EEWhen the first control signal XON is voltage quasi position V EE, and the second control signal OE is the first voltage quasi position V AAThe time, gate drivers is a general modfel.In this pattern, as input signal V INBe the first voltage quasi position V AAThe time, output signal V then OUTApproximate the accurate position of tertiary voltage V COMAs input signal V INBe the second voltage quasi position V EEThe time, output signal V then OUTApproximate the second voltage quasi position V EE
When the first control signal XON and the second control signal OE are the second voltage quasi position V EEThe time, gate drivers is a " shut " mode".In this pattern, no matter input signal V INAccurate position why, AND lock 34-2 will export accurate of the low logic or the second voltage quasi position V EEBecause the first control signal XON and the second control signal OE are the second voltage quasi position V EE, therefore, NOR lock 34-4 exports the accurate position of a high logic.Make the accurate position of output voltage V OUTApproximate the second voltage quasi position V EE
When the first control signal XON is the first voltage quasi position V AAThe time, no matter the second control signal OE and input signal V INAccurate position why, gate drivers is an open mode.In this pattern, NOR lock 34-4 will export the accurate position of low logic or the second voltage quasi position V EE, make the accurate position of output voltage V OUTApproximate the accurate position of tertiary voltage V COMTherefore, when the first control signal XON be the first voltage quasi position V AADuring for high levle, all output raceway grooves that will the turn-on grid electrode driver make gate drivers have an a large amount of quiescent current.In order to prevent a large amount of momentary currents, therefore, when the first control signal XON is the first voltage quasi position V AAThe time, cut-off current source 32-4 then.When current source 32-4 is cut off, make the second high voltage transistor 24-4 also be cut off, so, just do not have a large amount of momentary currents and flow into gate drivers.
Fig. 4 shows the 3rd embodiment of voltage quasi position change-over circuit of the present invention.Voltage quasi position change-over circuit 40 has a voltage generator 32, an offset buffer and control module 42, bit pad 24 and output buffer 26 surely.Offset buffer and control module 42 comprise a locking devicen 22-2 and low voltage transistor M1~M6.Voltage quasi position change-over circuit 40 is according to the input signal V with two kinds of accurate positions IN, output has the output signal V of two kinds of accurate positions OUT, for example with output signal V OUTExport one of them raceway groove of 256 output raceway grooves of gate drivers to.When the first control signal XON is the second voltage quasi position V EE, and the second control signal OE is the first voltage quasi position V AAThe time, gate drivers operates in general modfel.Under this pattern, the equal conducting of transistor M1 and M6, and transistor M3 and M5 all are cut off.As input signal V INBe the first voltage quasi position V AAThe time, then transistor M4 is switched on, and transistor M2 is cut off.Therefore, the D nearly second voltage quasi position V of voltage quasi position of ordering EE, and output signal V OUTVoltage quasi position approximate the accurate position of tertiary voltage V COMAs input signal V INBe the second voltage quasi position V EEThe time, then transistor M4 is cut off, and transistor M2 is switched on.Therefore, the D nearly first voltage quasi position V of voltage quasi position of ordering AA, and output signal V OUTVoltage quasi position approximate the second voltage quasi position V EE
When the first control signal XON and the second control signal OE all at the second voltage quasi position V EEThe time, gate drivers operates in " shut " mode".Under this pattern, transistor M1 and M3 are switched on, and transistor M5 and M6 are cut off.No matter input signal V INVoltage quasi position why, the voltage quasi position that E is ordered approximates the first voltage quasi position V AA, and output signal V OUTVoltage quasi position approximate the second voltage quasi position V EE
When the first control signal XON is the first voltage quasi position V AAThe time, no matter the second control signal OE and input signal V INVoltage quasi position why, gate drivers will operate in open mode.Under this pattern, transistor M1 is cut off, and transistor M5 is switched on, and the voltage quasi position that E is ordered approximates the second voltage quasi position V EE, and output signal V OUTVoltage quasi position approximate the accurate position of tertiary voltage V COMIn order to prevent the quiescent current of gate drivers, therefore, can end or conducting current source 32-4 according to the voltage quasi position of the first control signal XON.
Fig. 5 shows the 4th embodiment of voltage quasi position change-over circuit of the present invention.Voltage quasi position change-over circuit 70 is according to the first input signal V of two kinds of accurate positions IN1And the second input signal V IN2, export the output signal V of three kinds of accurate positions OUT, for example with the output signal V of three kinds of accurate positions OUTExport 256 one of them raceway grooves of exporting in the raceway grooves of gate drivers to.The first input signal V IN1And the second input signal V IN2All has the first voltage quasi position V AAAnd the second voltage quasi position V EEVoltage quasi position change-over circuit 70 has an offset buffer and code translator 72, a bit pad 74 and an output buffer 76 surely.Offset buffer and code translator 72 comprise a locking devicen 72-2, phase inverter 72-4 and a 72-6 and a code translator 72-8.In the present embodiment, code translator 72-8 is a NOR lock.
Accurate bit pad 74 comprises first, second and the 3rd converting unit (not label).First converting unit has the 6th transistor M1A and the 7th transistor M1B, respectively as switch and lifting gear.In like manner, second converting unit has the 8th transistor M2A and the 9th transistor M2B; The 3rd converting unit has the tenth transistor M3A and the 11 transistor M3B.Wherein, second converting unit also has phase inverter 74-2, and in order to prevent the quiescent current of the 9th transistor M2B, in the present embodiment, phase inverter 74-2 is a NOT lock.The grid of the 6th transistor M1A, the 8th transistor M2A and the tenth transistor M3A receives the first voltage quasi position V AAAnd first electrode of the 6th transistor M1A (not label) couples the output terminal of phase inverter 72-4, first electrode of the 8th transistor M2A (not label) couples the output terminal of phase inverter 72-6, and first electrode of the tenth transistor M3A (not label) couples the output terminal of code translator 72-8.The grid (not label) of the 7th transistor M1B, the 9th transistor M2B and the 11 transistor M3B couples the reference voltage V that current source (not shown) is provided R
Output buffer 76 has the 3rd transistor M1C, the 4th transistor M2C and the 5th transistor M3C, corresponds respectively to first to the 3rd converting unit.The 3rd transistor M1C has an electrode (not label) and receives the accurate position of tertiary voltage V COMThe 4th transistor M2C has an electrode (not label) and receives the second voltage quasi position V EEThe 5th transistor M3C has an electrode (not label) and receives the 4th voltage quasi position V L, give the LCD device in order to a closing control voltage to be provided.In the present embodiment, the 4th voltage quasi position V LScope system be positioned at V EE~V EEAmong+the 10V, and provided by the 4th power supply unit (not shown).
As the first input signal V IN1Be the first voltage quasi position V AA, and the second input signal V IN2Be the second voltage quasi position V EEThe time, the 3rd transistor M1C is switched on, and the 4th transistor M2C and the 5th transistor M3C are cut off.Output voltage signal V OUTApproximate the accurate position of tertiary voltage V COM
As the first input signal V IN1Be the second voltage quasi position V EE, and the second input signal V IN2Be the first voltage quasi position V AAThe time, the 4th transistor M2C is switched on, and the 3rd transistor M1C and the 5th transistor M3C are cut off.Output voltage signal V OUTApproximate the second voltage quasi position V EE, at output voltage signal V OUTBe not equal to the second voltage quasi position V EEThe time, the 8th transistor M2A meeting conducting is in order to end the 4th transistor M2C.But the 9th transistor M2B is a conducting state always, will cause a large amount of momentary currents to flow into the 8th transistor M2A.Therefore, utilize phase inverter 74-2, make the 8th transistor M2A need not continue conducting, also can end the 4th transistor M2C.
As the first input signal V IN1And the second input signal V IN2Be the second voltage quasi position V EEThe time, the 5th transistor M3C is switched on, and the 3rd transistor M1C and the 4th transistor M2C are cut off.Output voltage signal V OUTApproximate the 4th voltage quasi position V L
As the first input signal V IN1And the second input signal V IN2Be the first voltage quasi position V AAThe time, the 3rd transistor M1C and the 4th transistor M2C are switched on, and the 5th transistor M3C is cut off.Output voltage signal V OUTApproximate the 4th voltage quasi position V L
The present invention also provides the method for the accurate position of changing voltage, is applicable to display panels.At first, provide a current source 32-4, in order to output reference voltage V ROne signal is provided, and it has the first voltage quasi position V AAAnd the second voltage quasi position V EEProvide one first power supply unit 27, in order to export the first voltage quasi position V AAOne first high voltage transistor 24-2 is provided, and its grid couples first power supply unit 27, and its first electrode receives this signal, and its second electrode couples the B point.Provide a second source supply 28, in order to output tertiary voltage accurate position V COMOne second high voltage transistor 24-4 is provided, and its grid couples reference signal V R, its first electrode couples this second source supply 28, and its second electrode couples the B point.When this signal is the first voltage quasi position V AAThe time, then the B voltage quasi position of ordering approximates the accurate position of tertiary voltage V COMWhen this signal is the second voltage quasi position V EEThen, then the B voltage quasi position of ordering approximates the second voltage quasi position V EE
In addition, provide the first control signal XON and the second control signal OE, it all has the first voltage quasi position V MAnd the second voltage quasi position V EEWhen the first control signal XON is the first voltage quasi position V AAThe time, then current source 32-4 is cut off.
The present invention provides a kind of voltage quasi position conversion method in addition, is applicable to display panels.At first, provide the accurate position of tertiary voltage V COM, the second voltage quasi position V EE, and the 4th voltage quasi position V LThe 3rd transistor M1C is provided, has one and be connected to the accurate position of tertiary voltage V COMElectrode.The 4th transistor M2C is provided, and it has one and is connected to the second voltage quasi position V EEElectrode.The 5th transistor M3C is provided, and it has one and is connected to the 4th voltage quasi position V LElectrode.The first input signal V is provided IN1And the second input signal V IN2, it all has first and second voltage status.Output signal V is provided OUTProvide a first module, as the first input signal V IN1When being first or second voltage status, first module is in order to conducting or by the 3rd transistor M1C.Provide Unit one second, as the second input signal V IN2When being first or second voltage status, Unit second is in order to conducting or by the 4th transistor M2C.Provide a code translator 72-8, in order to the first input signal V IN1And the second input signal V IN2Decipher, and a signal of having deciphered is provided, it has first and second voltage status.Unit one the 3rd is provided, and when the signal of having deciphered was first or second voltage status, Unit the 3rd was in order to conducting or by the 5th transistor M3C.
In an embodiment of the present invention, each Unit first, second and third all has the first transistor 24-2 and transistor seconds 24-4.The grid of the first transistor 24-2 receives the first voltage quasi position V AAThe electrode of transistor seconds 24-4 receives the accurate position of tertiary voltage V COM
As the first input signal V IN1Be first voltage status, and the second input signal V IN2Second voltage status time, output signal V then OUTVoltage quasi position approximate the accurate position of tertiary voltage V COMAs the first input signal V IN1Be second voltage status, and the second input signal V IN2When being first voltage status, output signal V OUTVoltage quasi position approximate the second voltage quasi position V EEAs the first input signal V IN1And the second input signal V IN2During for the same electrical pressure condition, output signal V OUTVoltage quasi position approximate the 4th voltage quasi position V L
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; anyly have the knack of this skill person; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking appended the claim scope person of defining.

Claims (13)

1. a voltage quasi position change-over circuit is applicable to a display panels, comprising:
One first power supply unit is in order to provide one first voltage quasi position;
One first high voltage transistor, its grid couple above-mentioned first power supply unit, and its first electrode couples a signal, and its second electrode couples a node, and above-mentioned signal has above-mentioned first voltage quasi position and one second voltage quasi position;
One second source supply is in order to provide a tertiary voltage accurate position; And
One second high voltage transistor, its first electrode couples above-mentioned second source supply, and its second electrode couples above-mentioned node;
Wherein, when above-mentioned signal was above-mentioned first voltage quasi position, the voltage quasi position of above-mentioned node equaled the accurate position of above-mentioned tertiary voltage; When above-mentioned signal was above-mentioned second voltage quasi position, the voltage quasi position of above-mentioned node approximated above-mentioned second voltage quasi position.
2. voltage quasi position change-over circuit according to claim 1 more comprises a complementary phase inverter, is coupled between above-mentioned second source supply and one the 3rd power supply unit, and wherein, above-mentioned the 3rd power supply unit provides above-mentioned second voltage quasi position.
3. voltage quasi position change-over circuit according to claim 2, wherein, above-mentioned complementary phase inverter more comprises:
One the first transistor, its grid couples above-mentioned node, and the one electrode couples above-mentioned second source supply; And
One transistor seconds, its grid couples above-mentioned node, and the one electrode couples above-mentioned the 3rd power supply unit.
4. voltage quasi position change-over circuit according to claim 1, wherein, above-mentioned second high voltage transistor more comprises a grid, receives a reference voltage, above-mentioned reference voltage is provided by a current source.
5. driving circuit according to claim 1 more comprises: an AND lock, and in order to receive above-mentioned second control signal.
6. driving circuit according to claim 1 more comprises: a NOR lock, and in order to receive above-mentioned first control signal.
7. a voltage quasi position change-over circuit is applicable to a display panels, comprising:
One second source supply is in order to provide a tertiary voltage accurate position;
One the 3rd power supply unit is in order to provide one second voltage quasi position;
One the 4th power supply unit is in order to provide one the 4th voltage quasi position;
One the 3rd transistor has an electrode and couples above-mentioned second source supply;
One the 4th transistor has an electrode and couples above-mentioned the 3rd power supply unit;
One the 5th transistor has an electrode and couples above-mentioned the 4th power supply unit;
One first module according to first and second state of one first input signal, determines conducting or ends above-mentioned the 3rd transistor;
Unit one second according to first and second state of one second input signal, determines conducting or ends above-mentioned the 4th transistor;
One code translator is deciphered above-mentioned first and second input signal, and exports a decoded signal, and above-mentioned decoded signal has above-mentioned first and second state; And
Unit one the 3rd according to first and second state of above-mentioned decoded signal, determines conducting or ends above-mentioned the 5th transistor.
8. voltage quasi position change-over circuit according to claim 7, wherein, each above-mentioned first module comprises: one the 6th transistor and one the 7th transistor; Each above-mentioned Unit second comprises: one the 8th transistor and one the 9th transistor; Each above-mentioned Unit the 3rd comprises: 1 the tenth transistor and 1 the 11 transistor; Above-mentioned the the 6th, the 8th and the tenth transistorized grid couples one first power supply unit, and above-mentioned first power supply unit provides one first voltage quasi position; Above-mentioned the 7th, the 9th and the 11 transistor has an electrode and couples above-mentioned second source supply.
9. voltage quasi position change-over circuit according to claim 7, wherein, above-mentioned code translator more comprises a NOR lock.
10. a voltage quasi position conversion method is applicable to a display panels, comprises the following steps:
One reference voltage is provided;
One signal is provided, and above-mentioned signal has one first voltage quasi position and one second voltage quasi position;
Provide one first power supply unit, in order to export above-mentioned first voltage quasi position;
One first high voltage transistor is provided, and its grid couples above-mentioned first power supply unit, and its first electrode receives above-mentioned signal, and its second electrode couples a node;
Provide a second source supply, in order to export the accurate position of a tertiary voltage;
One second high voltage transistor is provided, and its grid receives above-mentioned reference voltage, and its first electrode couples above-mentioned second source supply, and its second electrode couples above-mentioned node;
When above-mentioned signal was first voltage quasi position, the voltage quasi position of above-mentioned node approximated the accurate position of above-mentioned tertiary voltage; And
When above-mentioned signal was second voltage quasi position, the voltage quasi position of above-mentioned node approximated above-mentioned second voltage quasi position.
11. voltage quasi position conversion method according to claim 10 more comprises:
One first control signal is provided, and it has above-mentioned first and second voltage quasi position; And
One second control signal is provided, and it has above-mentioned first and second voltage quasi position.
12. a voltage quasi position conversion method is applicable to a display panels, comprises the following steps:
One second, third and the 4th voltage quasi position is provided;
One the 3rd transistor is provided, and the one electrode receives the accurate position of above-mentioned tertiary voltage;
One the 4th transistor is provided, and the one electrode receives above-mentioned second voltage quasi position;
One the 5th transistor is provided, and the one electrode receives above-mentioned the 4th voltage quasi position;
One first input signal is provided, and it has first and second state;
One second input signal is provided, and it has first and second state;
One output signal is provided;
One first module is provided,, determines conducting or end above-mentioned the 3rd transistor according to first and second state of above-mentioned first input signal;
Unit one second is provided,, determines conducting or end above-mentioned the 4th transistor according to first and second state of above-mentioned second input signal;
One code translator is provided, in order to deciphering above-mentioned first and second input signal, and exports a decoded signal, above-mentioned decoded signal has above-mentioned first and second state; And
Unit one the 3rd is provided,, determines conducting or end above-mentioned the 5th transistor according to first and second state of above-mentioned decoded signal.
13. voltage quasi position conversion method according to claim 12, wherein, each above-mentioned first module has: one the 6th transistor and one the 7th transistor; Each above-mentioned Unit second has: one the 8th transistor and one the 9th transistor; Each above-mentioned Unit the 3rd has: 1 the tenth transistor and 1 the 11 transistor; Above-mentioned the the 6th, the 8th and the tenth transistorized grid receives one first voltage quasi position; Above-mentioned the 7th, the 9th and the 11 transistorized electrode receives the accurate position of above-mentioned tertiary voltage.
CNB2004100778372A 2004-09-15 2004-09-15 Reference voltage changing over circuit and changing over method Expired - Fee Related CN100442109C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100778372A CN100442109C (en) 2004-09-15 2004-09-15 Reference voltage changing over circuit and changing over method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100778372A CN100442109C (en) 2004-09-15 2004-09-15 Reference voltage changing over circuit and changing over method

Publications (2)

Publication Number Publication Date
CN1749815A true CN1749815A (en) 2006-03-22
CN100442109C CN100442109C (en) 2008-12-10

Family

ID=36605350

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100778372A Expired - Fee Related CN100442109C (en) 2004-09-15 2004-09-15 Reference voltage changing over circuit and changing over method

Country Status (1)

Country Link
CN (1) CN100442109C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103050104A (en) * 2012-10-31 2013-04-17 矽创电子股份有限公司 Decoding scanning driving device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5424673A (en) * 1994-01-28 1995-06-13 Compaq Computer Corporation LCD display precharge regulator circuit
JP3364066B2 (en) * 1995-10-02 2003-01-08 富士通株式会社 AC-type plasma display device and its driving circuit
JPH09212130A (en) * 1996-01-29 1997-08-15 Kenwood Corp Light emitting diode driving circuit
JP2002215095A (en) * 2001-01-22 2002-07-31 Pioneer Electronic Corp Pixel driving circuit of light emitting display

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103050104A (en) * 2012-10-31 2013-04-17 矽创电子股份有限公司 Decoding scanning driving device

Also Published As

Publication number Publication date
CN100442109C (en) 2008-12-10

Similar Documents

Publication Publication Date Title
CN1252671C (en) Active matrix display device and mobile terminal using the device
CN1288617C (en) Data driving device and method for liquid crystal display
CN1151662C (en) Apparatus and method for control of grey scale of display board
CN1694143A (en) Column driver and flat panel display having the same
CN1808555A (en) Driving multiple sub-pixels from single gray scale data
CN1758381A (en) Shift register and flat panel display apparatus using the same
CN1652195A (en) Display device
CN1702497A (en) Shift register and liquid crystal display device using the same
CN1870119A (en) Drive circuit for display apparatus and driving method
CN101042845A (en) Image display device
CN101004895A (en) Driving device and driving method of electrophoretic display
CN104698645A (en) Display panel, drive method of display panel and liquid crystal display device
CN100451744C (en) Semiconductor circuit
CN1577472A (en) Scan electrode driving circuit and display apparatus
CN1552054A (en) Data processing circuit, display, and portable terminal
US10803821B2 (en) Liquid crystal display panel with different polarity inversion positions for multiple columns of pixel units and liquid crystal display device
CN1127052C (en) System and method for reducing peak current and bandwidth reguirement in a display driver circuit
CN1471701A (en) DA converting circuit, display using the same, and mobile terminal having the display
CN101540148B (en) Driving device for liquid crystal display and related output enable signal transfer device
JP2010039208A (en) Gate line drive circuit
CN1749815A (en) Reference voltage changing over circuit and changing over method
CN1435806A (en) Integrated circuit for eliminating cumulation of duty ratio error
CN102646384B (en) Shift register unit, shift register, array substrate and display device
CN1648986A (en) Pixel driving circuit, time-sequence controller and scanning method
CN1310200C (en) Signal holdingwire driving circuit for image indication apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081210

Termination date: 20091015