CN1731752A - Electronic device and its data transmission method - Google Patents

Electronic device and its data transmission method Download PDF

Info

Publication number
CN1731752A
CN1731752A CN 200410053462 CN200410053462A CN1731752A CN 1731752 A CN1731752 A CN 1731752A CN 200410053462 CN200410053462 CN 200410053462 CN 200410053462 A CN200410053462 A CN 200410053462A CN 1731752 A CN1731752 A CN 1731752A
Authority
CN
China
Prior art keywords
station
bus
data
switch
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 200410053462
Other languages
Chinese (zh)
Inventor
莫皓然
黄铭峰
楼毅越
马长伍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANGHAI DIBITE IND CO Ltd
Original Assignee
SHANGHAI DIBITE IND CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHANGHAI DIBITE IND CO Ltd filed Critical SHANGHAI DIBITE IND CO Ltd
Priority to CN 200410053462 priority Critical patent/CN1731752A/en
Publication of CN1731752A publication Critical patent/CN1731752A/en
Pending legal-status Critical Current

Links

Images

Abstract

This invention relates to an electronic devices, which comprises a main wire with a first part and second part; a plurality of stations linked with the main wire, wherein, the station linked with the first part of main wire can send/ receive information at the first clock speed higher than the second clock speed, the station linked with the second part of main wire can send/ receive information at the second clock speed; a bridge station linking the first and second part; a station sending/ receiving information at first speed via the said bridge station can communicating with the station at the second speed.

Description

Electronic installation and data transmission method thereof
[technical field]
Relevant electronic installation of the present invention and data transmission method thereof exactly, relate to the electronic installation in a kind of communication bus system that a plurality of equipment are linked to each other and the method for transfer of data thereof.
[background technology]
Along with the high speed development of electronic industry, various electronic message terminal products have obtained in the whole world developing rapidly and popularizing.The development of electronic message terminal product and universal people's the quality of life of having improved to a great extent.And, provide the pressing issues that the electronic installation with high data transfer rates has become needs solution along with the electronic message terminal product constantly develops towards the direction of multimedia application.
It is 98800314.7 Chinese patent in the patent No. of on January 12nd, 1998 application that prior art related to the present invention can be consulted Royal Philips Electronics Co., Ltd, the prior art has disclosed the higher electronic installation of a kind of transmission rate at the slower defective of electronic installation transmission rate that meets conventional I 2C bus protocol.This electronic installation comprises: a plurality of stations; These stations that interconnect are used to exchange and satisfy signaling protocol message and comprise first and a bus of second portion; An and bridge station of interconnect this bus first and second portion, this electronic installation is utilizing after header signal sends the indication that first clock rate higher than the clock rate of header signal with send, arrange at least one station to send content signal with described first clock rate higher than header signal, can be connected to this bus via this first with this at least one station and substation that described first clock rate reception has the message of content signal, this bridge station is arranged between this first and the second portion by this header signal so that detect described indication, replace being used for content signal on the bus second portion with substituting a substitution signal being independent of this content signal, and between this first and second part, recover by signal to respond the signal that Indication message is finished, this header signal, substitution signal and the signal that recovers to pass through afterwards satisfy signaling protocol together with second clock speed (being low speed).
Pass through technique scheme, though can reach the purpose that increases electronic installation speed, but, because this technical scheme sends in the time interval that may occur in the two-forty of content signal, just by the bridge station first and the second portion of this bus are isolated, this moment, the bridge station was only as a low rate station that does not relate to the substitution signal of high rate data transmission.Therefore, the patent No. is in the electronic installation that discloses of 98800314.7 Chinese patent, when each that links to each other with bus first stood with high rate communication, can't communicate between each station of communicating by letter with low rate that is connected with the bus second portion and each station of supporting high rate communication, be unfavorable for the website of communicating by letter with low rate in this electronic installation and with the data communication between the website of high rate communication.
In addition, in the technical scheme that aforementioned Chinese patent is disclosed for No. 98800314.7, because the header signal that each that links to each other with bus first is used to arbitrate when standing with high rate communication can only select to allow the additional range of title 00000XXX, this has just limited the quantity that this electronic installation bus first can insert device.
[summary of the invention]
The objective of the invention is to overcome above-mentioned defective, provide a kind of and can insert the higher electronic installation of more device and transmission rate and the data transmission method of this electronic installation, with reach in this electronic installation with high rate communication respectively stand in high speed data transfer the time purpose that can communicate with each station with the lower rate transmissions data.
The objective of the invention is to be achieved through the following technical solutions: a kind of electronic installation comprises:
A bus, be used to transmit the message that satisfies signaling protocol, this bus comprises first and second portion, and the bus of described second portion is with second clock speed rates message, and the bus of described first can be to be higher than the first clock rate message transfer of second clock speed;
The a plurality of stations that are connected with this bus;
A bridge station, the first and the second portion of the described bus that is used to interconnect;
The station with the first clock rate transmission/reception message that is connected in the bus of described first can communicate with the station with second clock speed transmission/reception message of the bus that is connected in described second portion by described bridge station.
Described bridge station comprises:
To first input/output module that described bus first reads and writes, described first input/output module comprises a push-pull driver circuit at least;
To second input/output module that described bus second portion is read and write, this second input/output module is connected in the second portion of described bus;
Be connected in first switch and second switch between described bus first and the second portion;
The 3rd switch and the 4th switch, the output of the push-pull driver circuit of described first input/output module is connected to by the 3rd switch on the data conductor of described bus first, and described first input/output module is connected in the described bus first on the clock lead by the 4th switch;
Control unit, this control unit links to each other with described first input/output module, second input/output module, first switch, second switch, the 3rd switch and the 4th switch respectively, analyzes and produce the control signal that first switch, second switch, the 3rd switch and the 4th switch are controlled in order to data or order to first input/output module or the second input/output module transmission/reception;
The routing table that links to each other with control unit is used to deposit the address information that is connected in all stations on the described bus.
Described bridge station also comprises at least one data buffer device, in order to cushion from first input/output module to second input/output module or the data message from second input/output module to first input/output module.
Described bus comprises a data signal conductor and a clock signal lead.
Described this bus first that is connected in can comprise a push-pull driver circuit that is used to drive the data signal conductor of described bus first at least with the station of the first clock rate transmission/reception message, and these utilize this push-pull driver circuit to drive the first of described bus when standing in the first clock rate transmission/reception message.
Have at least a station to comprise another push-pull driver circuit in described station that is connected in this bus first and the described bridge station, to drive clock signal conductor in the described bus first.
If first input/output module comprises another push-pull driver circuit, the output of this push-pull driver circuit is connected in the described bus first on the clock lead by the 4th switch.
Described second input/output module is opened the data conductor that output circuit Lou is connected in described bus second portion by one, drives Lou output circuit by another and is connected in clock lead in the described bus second portion.
Described first switch and second switch are the line switching of a pair of while conducting or disconnection, can be constituted or be made of pair of NMOS transistors by transmission gate, the grid of described transmission gate Enable Pin or described nmos pass transistor links to each other with described control unit output.
Described the 3rd switch and the 4th switch are the line switching of a pair of while conducting or disconnection, are made of transmission gate, and this transmission gate Enable Pin links to each other with described control unit output.
Described electronic installation has first mode of operation and second mode of operation, and under first mode of operation, each station that is connected in described bus is all with second clock speed transmission/reception message; Under second mode of operation, each station that is connected in described bus first is connected in respectively standing with second clock speed transmission/reception message of described bus second portion with first clock rate transmissions/the receptions message.
Described electronic installation when first mode of operation, first switch at described bridge station and second switch conducting, the 3rd switch at described bridge station and the 4th switch disconnect; Described electronic installation is when second mode of operation, and first switch at described bridge station and second switch disconnect, the 3rd switch and the 4th switch conduction.
Before described electronic installation became second mode of operation by first mode of operation, described bus first had at least a station to send main frame coded signal to described bus with second clock speed to arbitrate.
A kind of data transmission method comprises the steps: 1) described bus receives bus request from least one station, bus request arbitrated; 2) if the station that exists one or more and described bus first to link to each other desires to communicate with first clock rate, then obtain the management station that terminal arbitration station triumphantly becomes described bus first according to predetermined arbitration algorithm; 3) under the control of management station, finish the preparation of transfer of data; 4) station as transmit leg begins transmitting data information by described bus; 5) as recipient's station receiving data information on the described bus.
Step 3) comprises: a) if management station when one of intercommunication is square mutually, sends a token command signal by management station to described bus, in order to show the direction of transfer of data; If management station is not one of intercommunication mutually when side, at first to the side transmission grant commands signal that initiatively requires transmissions/receptions data, the described bus of a direction by active requirement transmission/reception data sends a token command signal then by management station; When b) described bridge station received the token command signal, whether the transmit leg of judgment data and recipient belonged to the first and the second portion of described bus.
Whether the transmit leg of judgment data and recipient belong to the first of described bus and the step of second portion comprises: extract the address field in the token command signal; The control unit at described bridge station mates the address information of this address field and described bridge station routing table; Judge whether transmit leg and recipient belong to the first and the second portion of described bus.
If step 4) comprises the steps: the transmit leg of data and first and the second portion that the recipient belongs to described bus, then transmit leg with data information transfer to described bridge station; Described bridge station is sent to data message on another part bus different with transmit leg; If the transmit leg of data and the same part that the recipient belongs to described bus, then described bridge station does not respond the data on the described bus.
After step 5), further comprise step: 6) recipient verifies the data message that is received; 7) if data message is correct, then send confirmation signal to transmit leg; If data message is wrong, then sends and deny signal to transmit leg; 8) this data transfer is finished.
Described predetermined arbitration algorithm is: if there is the bus request contain the main frame coded signal in all bus request that receive, the arbitration triumph is won at the station that then sends main frame coded signal bus request, and self address information is sent on the described bus; If during more than one, then arbitrate the address at this station, once more until finally having only a station to win the arbitration triumph at the station of winning arbitration triumph.
Step 8) comprises: a direction management station of the command signal that secures permission sends permission the finish command signal; Transfer of data finishes.
Described confirmation signal, deny that signal, grant commands signal, permission the finish command signal, token command signal can comprise following field: the check field that shows the identification field of type under the signal, the address field that shows the destination address that this signal transmits, the control field that comprises control information, data field, the correctness of signal content is verified.
Compared to prior art, the present invention is by being provided with push-pull driver circuit to desiring with each station of high rate communication, and adopt bridge station connecting bus can be with the part of high rate communication and the part of communicating by letter with low rate, not only improved the transmission rate of electronic installation greatly, and reached with the part of high rate communication can with the purpose that communicates with the low rate communications portion.In addition, the present invention makes the station of winning arbitration become management station by arbitration of main frame sign indicating number and address arbitration when carrying out transfer of data with two-forty, has avoided in the prior art because the range of choice of header signal causes the quantitative limitation of access device number of packages.
[description of drawings]
Fig. 1 is the structure chart of the electronic installation according to the present invention.
Fig. 2 is the structure chart at electronic installation jackshaft of the present invention station.
Fig. 3 is the signal timing diagram when each station enters into second mode of operation by first mode of operation in electronic installation first communication subsystem of the present invention.
Fig. 4 is the flow chart of the data transmission method of a kind of electronic installation of the present invention
Fig. 5-a and Fig. 5-b carry out the data flow figure of data transmit-receive for each station in the management station in the electronic installation of the present invention and first communication subsystem.
Fig. 6-a and Fig. 6-b are for carrying out the data flow figure of data transmit-receive between interior two the non-management stations of first communication subsystem in the electronic installation of the present invention.
Fig. 7-a and Fig. 7-b carry out the data flow figure of data transmit-receive for the station that the station owner in first communication subsystem in the electronic installation of the present invention is moving and the second communication subsystem is interior.
Fig. 8-a and Fig. 8-b carry out the data flow figure of data transmit-receive for the station that the station owner in the second communication subsystem in the electronic installation of the present invention is moving and first communication subsystem is interior.
[embodiment]
See also shown in Figure 1ly, a kind of electronic installation of the present invention has communication bus 10a, the b that is made of 10a of first and second portion 10b.On the communication bus of each part, connecting the station that several communicate by this communication bus: 11a, 12a, 13b, 14b, 15c, 16c.In addition, link to each other with two parts communication bus, also have a bridge station 17, it is responsible for two-part communication bus is linked up.
Each part of bus 10a, b all comprises clock signal lead SCL, a SCLH and data signal conductor SDA, a SDAH, and all these signal conductors all pull-up resistor Rp by separately are connected to corresponding electrical source voltage Vdd1, Vdd2.For each station, the signal on clock signal lead SCL, the SCLH is coupled to the clock input of an input filter 115x-165x (x is one of a, b, c) as each station; Signal on data signal conductor SDA, the SDAH is coupled to another one input filter 114x-164x, as the data input at each station.
According to the difference of each station drive clock signal conductor SCL, SCLH or data signal conductor SDA, SDAH mode, the station 11a-16c that is connected on communication bus 10a, the b is divided into three types of A, B, C.Wherein stand 11a, 12a belongs to the category-A station, and the 13b that stands, 14b belong to the category-B station, and the 15c that stands, 16c belong to the C class.Part by station 11a-14b that belongs to category-A and category-B and bridge station 17 has constituted first communication subsystem, it is corresponding to the 10a of first of communication bus 10a, b, and each station in first communication subsystem is connected respectively to clock signal lead SCLH and data signal conductor SDAH; By the second communication subsystem that the other part at C class station and bridge station 17 constitutes, corresponding to the second portion 10b of communication bus 10a, b, each station in the second communication subsystem is connected respectively to clock signal lead SCL and data signal conductor SDA.
Category-A station 11a and 12a are all by being connected with data signal conductor SDAH with first push-pull cascade that a nmos pass transistor (110a, 120a) constitutes by a PMOS transistor (111a, 121a), by being connected with clock signal lead SCLH with second push-pull cascade that a nmos pass transistor (112a, 122a) constitutes by a PMOS transistor (113a, 123a), this first push-pull cascade and second push-pull cascade are respectively applied for driving data signal conductor SDAH and clock signal lead SCLH.Here said PMOS transistor and nmos pass transistor, have respectively between power supply and signal conductor, and can conducting between signal conductor and the signal ground Vss or the raceway groove that ends, and control PMOS pipe and the road conducting of NMOS pipe trench or end are their grid levels separately.
Compare with the category-A station, first push-pull cascade that category-B station 13b and 14b only are made of a PMOS transistor (131b, 141b) and a nmos pass transistor (130b, 140b), be used for driving data signal conductor SDAH, and be not used in second push-pull cascade of drive clock signal conductor SCLH, thereby the clock signal of category-B station 13b and 14b can only directly be obtained from clock signal lead SCLH.
By being made of transistor (150c, 160c) and pull-up resistor Rp one of C class station 15c and 16c opens to export with Louing and is connected with data signal conductor SDA, with driving data signal conductor SDA.The C class station that has as 15c, has another that be made of transistor 152c and pull-up resistor Rp and opens Lou output, is used for drive clock signal conductor SCL; And for other C class station, as 16c, then choose wantonly in order to the transistor 162c that drives SCL.The transistor that above-mentioned formation is opened Lou output is a nmos pass transistor, and it is connected between signal conductor (SDA or SCL) and the signal ground Vss, has a raceway groove that can be in conducting or cut-off state by the control of grid level.
Fig. 2 has represented the detailed structure at bridge station 17.Bridge station 17 comprises following components: first input/output module 170 that the communication bus 10a of first is read and write is called H-IO module 170 in the present embodiment; Second input/output module 175 that second portion communication line 10b is read and write is referred to as L-IO module 175 in the embodiment of the invention; Two pairs of line switchings: first K switch 1, second switch K2 and the 3rd switch k3, the 4th switch k4; A control unit 171; A data buffer zone H-L Buffer172 and a data buffer zone L-H Buffer173 by L-IO module 175 to H-IO modules 170 by H-IO module 170 to L-IO modules 175; And routing table 174.
The H-IO module 170 at bridge station 17, its structure is similar to station 11a, 12a to function: the data signal conductor SDAH of the bus 10a of first is coupled to an input filter 1704 through the 3rd K switch 3, as the data input of H-IO module 170; Clock signal lead SCLH is coupled to another input filter 1705 through the 4th K switch 4, as the clock input of H-IO module 170.In addition, H-IO module 170 is also by by a PMOS transistor 1701 and first push-pull cascade that nmos pass transistor 1700 constitutes, and the data signal conductor SDAH that is connected to the bus 10a of first through the 3rd K switch 3 is to drive this data signal conductor SDAH; By by a PMOS transistor 1703 and second push-pull cascade that nmos pass transistor 1702 constitutes, the clock signal lead SCLH that is connected to the bus 10a of first through the 4th K switch 4 is to drive this clock signal lead SCLH; Drive the clock signal lead SCLH of 10a.Wherein said PMOS transistor and nmos pass transistor are connected between power supply Vdd1 and the signal ground Vss by the mode of series connection, and they have the raceway groove by the control of grid level separately.
The L-IO module 175 at bridge station 17, its structure is similar to station 15c to function: the data signal conductor SDA of second portion bus 10b is coupled to input filter 1754, as the data input of L-IO module 175; Clock signal lead SCL is coupled to input filter 1755, as the clock input of L-IO module 175.In addition, the L-IO module also is connected to the data signal conductor SDA of second portion bus 10b to drive this data signal conductor SDA by the output of opening Lou that is made of transistor 1750 and pull-up resistor Rp; Open Lou by what constitute that output is connected the clock signal lead of second portion bus 10b to drive this clock signal lead SCL by transistor 1752 and pull-up resistor Rp.
First K switch 1 and second switch K2 are the line switchings of a pair of while conducting or disconnection, and they are connected between two parts of communication bus 10a, b: wherein K1 is connected between data signal conductor SDAH, the SDA of 10a, b; K2 is connected between clock signal lead SCLH, the SCL of 10a, b.K1/K2 can be made of transmission gate, and the Enable Pin of transmission gate is connected in the output of control module 171, and at this moment electrical source voltage Vdd1, the Vdd2 on two parts communication bus should equate, to avoid in the generation pressure drop of transmission gate two ends.K1/K2 also can be realized by other circuit structure: be connected in 10a, leak level and be connected in pair of NMOS transistors on the 10b and (suppose Vdd2>Vdd1) such as source class and substrate, the raceway groove that nmos pass transistor has under grid level control conducting or ends, the grid level of nmos pass transistor is linked in the output of control module 171.At this moment, two-part communication bus can adopt different electrical source voltages, gets 3.3V such as Vdd1, and Vdd2 gets 5V.
The 3rd K switch 3 and the 4th K switch 4 are another line switchings to while conducting or disconnection, in order to connect the communication bus 10a that recommends output and first of H-IO module.K3 is connected between the data signal conductor SDAH of the first push-pull cascade output of H- IO module 170 and 10a; K4 is connected between the clock signal lead SCLH of the second push-pull cascade output of H-IO module 170 and 10a.K3/K4 is made of transmission gate, and this is because first and second push-pull cascades of H-IO module 170 have the electrical source voltage Vdd1 identical with the bus 10a of first.The Enable Pin of transmission gate is connected in another output of control module 171.
Control module 171 is used for the data or the order of H- IO module 170 or 175 transmitting-receivings of L-IO module are analyzed, and finishes the control to bridge station 17 inner each module (comprising H-IO module, L-IO module) operating states.Control module 171 also produces the control signal that is used to control two couples of switch K1/K2, K3/K4 conducting or disconnection.
H-L Buffer172 and L-H Buffer173 are a pair of buffering areas, in order to buffering from H-IO module 170 to L-IO modules 175 or from the data of L-IO module 175 to H-IO modules 170.They both can only hold one is the data block of unit with the bag, also can hold the formation that is made of a plurality of packets.
Routing table 174 is fritter memory blocks, is used to deposit the address information that is connected to the device on two parts communication bus 10a, the b.Routing table 174 is divided into two in H district and L district, and wherein the H district is specifically designed to the address information of depositing all stations that are connected to the communication bus 10a of first, and the L district is specifically designed to the address information of depositing all stations that are connected to second portion communication bus 10b.The information of routing table 174 is write by L-IO module 175 by some stations normally after bus 10a, b power on; And, do not change routing table 174 and just do not need to upgrade as long as be connected in the address information at the station on the bus 10a b.
In operation, bridge station 17 can be operated under first and second mode of operations.In first mode of operation, the control module 171 control switch K 1/K2 conductings at bridge station 17, K switch 3/K4 disconnects, and forbidden energy H-IO module 170.The conducting of first K switch 1 and second switch K2 couples together the two-part data signal conductor SDAH of communication bus 10a, b, SDA and clock signal lead SCLH, SCL respectively.At this moment data on the 10a and clock signal can be sent on the 10b by first K switch 1 and second switch K2, and vice versa.If K1/K2 adopts the structure of nmos pass transistor, can also realize that 10a, b two parts are in the conversion between the signal under different electrical power electromotive force Vdd1, the Vdd2.The disconnection of the 3rd K switch 3 and the 4th K switch 4 is that the signal on bus 10a, the b produces and disturbs under 170 pairs first mode of operations of H-IO module.And the purpose of forbidden energy H-IO module 170 mainly is to consider in order to save power consumption.In first mode of operation, L-IO module 175 remains operating state, in order to bridge station 17 is carried out the read-write (as filling in routing table 174) of self information.In first mode of operation, H-L Buffer172 and L-H Buffer173 are in off position usually.
In second mode of operation, control module 171 control first K switch 1 and the second switch K2 at bridge station 17 disconnect, the 3rd K switch 3 and 4 conductings of the 4th K switch, and activate H-IO module 170.At this moment two parts of bus 10a, b are separated and come, and data signal conductor SDAH and the clock signal lead SCLH that drives on the bus 10a of first exported via recommending of H-IO module 170 respectively in bridge station 17; Lou export data signal conductor SDA and the clock signal lead SCL that drives on the second portion bus 10b by opening of L-IO module 175.In second mode of operation, the H-L Buffer172 of 17 inside, bridge station and L-H Buffer173 and routing table 174 are in running order, come the collaborative exchange of finishing information between bus 10a of first and the second portion bus 10b.
Correspondingly, apparatus of the present invention have the first and second two kinds of mode of operations.Under first mode of operation, be connected to all station 11a-16c of communication bus 10a, b, and the L-IO module 175 at bridge station 17, communicate with a kind of lower speed.A most typical example of the communication protocol that first mode of operation is adopted is exactly the I2C agreement of Philips, this protocol description is being published in 1994 by the Philips semiconductor, in " databook IC20: based on the 80C51 of 8 bit microprocessors " on the 1141-1159 page or leaf, the present invention is that set forth on the basis with the I2C agreement just in the subsequent descriptions first mode of operation communication process.Under second mode of operation, be connected to the bus 10a of first belong to first communication subsystem each station communicate with a kind of higher speed, at this moment they will adopt a kind of agreement that is different from I2C fully to communicate; Still keep with I2C agreement and communicate and be connected to each station that second portion bus 10b belongs to the second communication subsystem than low rate.Two IO module H-IO modules 170 at bridge station 17, L-IO module 175, under second mode of operation, insert bus 10a of first and second portion bus 10b respectively, and according to the speed of the bus that inserts separately, with at a high speed and the agreement and the corresponding communication subsystem of low speed communicate.The speed of first mode data transmission is usually less than 400k bit/s, so claim that also first mode of operation is a low-speed mode; The speed of second mode data transmission then may be raised to 16M bit/s, and promptly the 400k bit/s far above first mode of operation also remains on more than the 1M bit/s at least, claims that also second mode of operation is a fast mode.
Under first mode of operation, be connected the 11a-14b that respectively stands on the bus 10a of first, PMOS transistor 111a in their first push-pull cascade, 121a, 131b, 141b are in off state all the time, and for category-A station 11a, 12a, PMOS transistor 113a in their second push-pull cascade and 123a also are in off state all the time.The H-IO module 170 of 17 inside, bridge station is by forbidden energy, and L-IO module 175 keeps operating state.Like this, each 11a-16c that stands, and bridge station 17 (L-IO) all drives clock signal lead SCLH, SCL and data signal conductor SDAH, SDA under first mode of operation by having the level output of opening Lou that is made of nmos pass transistor and bus pull-up resistor Rp.Under this pattern, first K switch 1 and the second switch K2 of inside, bridge station are in closure state, make the conducting of NMOS pipe as any station, thereby when making signal conductor SDAH, the SDA, SCLH, the SCL that link to each other with this NMOS pipe be pulled to logic low Vss, bus 10a, b other parts signal conductor SDAH, SDA, the current potential of SCLH, SCL of correspondence with it also will be pulled down to Vss.Have only when the nmos pass transistor of each station connection signal conductor and Vss all is in off state, the current potential of lead just is pulled to corresponding power supply potential Vdd1, Vdd2 by pull-up resistor Rp.
In first mode of operation, the L-IO module 175 at stand 11a-16c and bridge station 17 utilizes the I2C agreement to communicate.The detailed description of relevant I2C agreement can be with reference to the databook of Philips.Briefly, this agreement is from the static state of bus, and wherein all signal conductor SDA, SDAH, SCL, SCLH are corresponding power supply potential Vdd1, Vdd2.A station (for example 12a) of wishing to begin to communicate by letter is by being pulled to data signal conductor SDA, SDAH logic low Vss (by making the raceway groove conducting of nmos pass transistor 120a), keeping clock signal lead SCL, SCLH simultaneously is logic high Vdd1, Vdd2 (disconnecting by the raceway groove that makes nmos pass transistor 122a), forms a beginning condition S.Then, the 12a that stands attempts to produce a series of clock signal pulses and data signal levels by making the transistor 120a, 122a conducting or the not conducting that are connected between bus and the logic low Vss.Represent that by making clock signal lead SCL, SCLH pull to logic high Vdd1, Vdd2 data are effective.Other each station and bridge station, can come the delayed clock pulse by keeping the clock signal lead to be pulled to logic low Vss (utilizing transistor 112a, 152c, 162c, 1752 to connect clock signal lead SCL, SCLH to logic low Vss), this makes other each station to use up needs many time deal with data.In first mode of operation, no matter nmos pass transistor conducting or whether end, the PMOS transistor at each station is in cut-off state all the time.
The station 12a (being called " main website ") that hope begins to communicate by letter, after beginning condition S is provided, whether the address (address that can comprise the bridge station) that " subordinate " that provide hope to communicate by letter with it that continues stood and expression main website or slave station be to a bit (read/write bit) data of bus write data.The L-IO module 175 at each station 11a-16c and bridge station 17 receives data-signal through input filter from bus 10a, b, and input filter can be removed the noise that resembles spiking one class.The L-IO module 175 at each station 11a-16c and bridge station 17 determines whether the signal that receives comprises its address and whether need to read or write signal bus, thereby begins to participate in communication.
Then, perhaps the 12a of main website or other slave station (one of the 11a-16c that stands, or bridge station 17) of being addressed to by main website provide data to bus 10a, b.After the exchange of finishing this one piece of data, the 12a of main website can send a more NEW BEGINNING condition (Sr), and address and a read/write bit succeeded by another slave station are used for the exchange of another segment data.This process can repeat repeatedly, and to the last the 12a of main website has produced a stop condition P, the end of expression data communication and the preparation of arbitration next time.The generation of stop condition P is when keeping logic high Vdd1, Vdd2 by the current potential as clock signal conductor SCL, SCLH, to make data signal conductor SDA, SDAH move logic high Vdd1, Vdd2 to from logic low Vss and produce.
In the I2C agreement, data are that unit transmits with 8 bits.After per 8 bits, follow an acknowledgement bit.The L-IO module 175 that receives station 11a-16c, the bridge station 17 of data can be by during being used for the clock signal pulse of acknowledgement bit, makes the current potential of data signal conductor SDA, SDAH pull to logic low Vss and confirm to receive.If during being used for the clock signal pulse of acknowledgement bit, data signal conductor SDA, SDAH remain logic high Vdd1, Vdd2, represent that then receiving station do not receive that this data cell maybe can not handle it.At this moment, the station that sends data should attempt retransmitting this data cell or interrupt transmission.
Stand 11a-16c and bridge station 17 by produce a beginning condition and the order data attempt to become main website.If a such station notices that busy (the beginning condition sends for bus 10a, b, and stop condition does not also send), then it will be waited for up to bus 10a, b free time, and this makes possible two or more station 11a-16c or bridge station 17 produce a beginning condition in the identical substantially time.Be head it off, the current potential of stand 11a-16c and bridge station 17 monitoring data signal conductor SDA, SDAH.If make its nmos pass transistor (110a, 120a at station 11a-16c, bridge station 17 ... 160c, 1750) not conducting is so that the current potential of data signal conductor when pulling to logic high Vdd1, Vdd2, in the when clock in office (except the affirmation), the current potential that detects data signal conductor is pulled to logic low Vss, and the 11a-16c that then stands, bridge station 17 are concluded must have another station 11a-16c, bridge station 17 also to attempt to become main website and stop to send after next stop condition (unless if be addressed certainly).This processing is arbitration, and the station 11a-16c that stops to send, bridge station 17 are called as and lose arbitration.
In second mode of operation, be connected to PMOS transistor (111a, 121a, 131b, the 141b) state of resuming work in first push-pull cascade of the 11a-14b that respectively stands on the bus 10a of first; The state of also resuming work of PMOS transistor 113a, the 123a in second push-pull cascade of category-A station 11a and 12a simultaneously.The H-IO module 170 at bridge station 17 is activated.Form contrast with the level output of opening Lou that constitutes by nmos pass transistor and pull-up resistor Rp under first pattern, the push-pull cascade output that is formed by PMOS transistor and nmos pass transistor can produce the much higher signal of speed on data signal conductor SDAH and clock signal lead SCLH, this just makes that transmission speed is faster.Allow to use and recommend driving, be because any two stations in first communication subsystem under second mode of operation are appointed: cannot carry out write operation to clock signal lead SCLH or data signal conductor SDAH simultaneously, conflict to avoid on bus, producing, and this point is to arrange to realize by a station (management station) that is in leading position in first communication subsystem.In second mode of operation, bridge station 17 disconnects first K switch 1 and second switch K2, with bus 10a, the b that separates first and second parts; Make the 3rd K switch 3 and the 4th K switch 4 closures simultaneously, thereby H-IO module 170 can be read and write the bus 10a of first.Like this, by category-A station, category-B station, and first communication subsystem of H-IO module 170 formations at bridge station 17, can utilize fast mode (16M bit/s) to communicate; Meanwhile, the second communication subsystem by the L-IO module 175 at C class station and bridge station 17 constitutes still maintains the operating state of low-speed mode, and utilizes the I2C agreement to communicate.The exchange of data with different rate between two communication subsystems is finished at 17 at bridge station when needed.
Based on said structure, the data transmission method of the present invent will be described below with reference to Figure 3 electronic installation.Because under first mode of operation, electronic installation of the present invention only utilizes the I2C agreement to communicate, this is disclosed by prior art, is not described in detail in this.Following emphasis is narrated the data transmission method of electronic installation of the present invention under second pattern.This method comprises the steps: 1) bus 10a, b receive bus request from several equipment (being each station or the bridge station the present embodiment), and all bus request arbitrated; 2), then obtain the management station that terminal arbitration equipment triumphantly becomes bus 10a, b first if when existing one or more equipment that link to each other with bus 10a, b first to desire to carry out high-speed communication; 3) if management station is one of intercommunication mutually when side, by management station to described bus transmission token packet, in order to show the direction of transfer of data; If management station is not one of intercommunication mutually when side, sends to a side who initiatively requires transmissions/receptions data earlier by management station and to permit and wrap that a direction bus 10a, the b by active requirement transmission/reception data sends a token packet then; 4) after bridge station 17 received token packet, whether the transmit leg of judgment data and recipient belonged to first and the second portion of bus 10a, b; 5) as if the transmit leg of data and first and the second portion that the recipient belongs to bus 10a, b, then transmit leg general data packet transmission subsequently is sent to packet on another part bus different with transmit leg by bridge station 17 to bridge station 17 again; If the transmit leg of data and the same part that the recipient belongs to bus 10a, b, then the data on 17 couples of bus 10a, the b of bridge station do not respond; 5) equipment as the recipient receives packet from bus 10a, b; 6) receiver equipment is verified the packet that is received; 7), then send one and confirm response packet to transmit leg equipment if packet information is correct; If packet information is wrong, then send and deny response packet to transmit leg equipment, require transmit leg to resend; 8) if management station be a side of intercommunication mutually if management station during for a side of intercommunication mutually, the finish command signal is permitted in the transmission of a direction management station of the command signal that secures permission, transfer of data finishes.
Below will be respectively with reference to Fig. 4, Fig. 5-a, Fig. 5-b, Fig. 6-a, Fig. 6-b, Fig. 7-a, Fig. 7-b, Fig. 8-a and Fig. 8-b to the data transmission method of electronic installation of the present invention is done more detailed description.Signal transmission figure when Fig. 4 represents that respectively standing in of first communication subsystem enters into second mode of operation by first mode of operation on the bus 10a of first.Before moment tH, the transmission of information is carried out with first mode of operation (conventional I2C): hope is with the station of fast mode exchange message, as the 12a that stands, after a beginning condition S, before the t0, utilize bus 10a, b to send specific 8 bit address 00001000 (also claiming the main frame sign indicating number) and prepare constantly for entering fast mode.This address is as the arbitration mode of I2C, because this specific address has than conventional I2C address value of " low " (conventional I2C address has " 1 " at least in four initial bits) all, therefore on bus 10a, b, if other station 11a-16c is arranged, send the address that is used for conventional I2C simultaneously, then they will usually lose arbitration.This will allow the station 12a of transmission main frame sign indicating number 00001000 to obtain the triumph of arbitration.The 9th acknowledgement bit behind main frame sign indicating number address, all stations are not done and are replied.Next, since moment t0, between the tH constantly, the station (12a) of winning the arbitration of main frame sign indicating number is put into it self 8 I2C addresses (wherein the 8th is arbitrary value) on bus 10a, the b and transmits again.The address of extended mode is also supported in this address.The response bits of this back, address does not need to reply.During this period of time, all stations that are connected on bus 10a, the b still are operated under first pattern, also can both receive this address signal of 8.By said process, the main frame sign indicating number is received at all station 11a-16c, bridge stations 17, knows next to be about to enter fast mode, and receives an I2C address, just knows by which station application to enter fast mode.If the station more than is arranged, as 11a and 12a, produce the beginning condition in the identical substantially moment, and send the main frame sign indicating number, then after they obtain the triumph of main frame sign indicating number arbitration with identical step, t0 to tH constantly between, their address also will be arbitrated on bus 10a, b once more, up at tH constantly, has and only have a station, as 12a, can finally win the arbitration of main frame sign indicating number and himself address.Dominating role is played in first communication subsystem under second mode of operation usually in such station, is referred to as management station.
At tH constantly, when clock signal conductor SCLH, SCL are pulled to logic high Vdd1, Vdd2 via pull-up resistor Rp once more, each station of first communication subsystem and the operating state that the bridge station enters fast mode with switching, and each station of second communication subsystem still maintains the operating state of low-speed mode.
The station that initiation enters fast mode all is the category-A station usually, as 11a, 12a, and the category-B station, as 13b, 14b, because do not possess the ability of drive clock signal conductor,, thereby can not become management station so the category-B station can not initiate to enter the process of fast mode in the mode of main website usually.Consider from the complexity of simplifying the bridge station, fast mode can initiatively not initiated to enter usually in bridge station 17, thereby can not become management station yet, it only is responsible for being operated in first communication subsystem under the fast mode and is operated in information mutual communication between the second communication subsystem under the low-speed mode.If but bridge station 17 itself is connected to a processor with independent data disposal ability, as other category-A station, then bridge station 17 also can initiatively initiate to enter fast mode and become management station.If like this, the process that bridge station application enters fast mode is: at first sending the address at main frame sign indicating number and bridge station 17 self on bus 10a, b by L-IO module 175 (at this moment H-IO module 170 is by forbidden energy) under first mode of operation.After bus arbitration is won at bridge station 17, switch to second mode of operation constantly at tH.Afterwards, the bridge station is respectively by H-IO170 and L-IO module 175, and high-speed data that processor is provided and low speed data are put into respectively in corresponding first, second communication subsystem and exchange.Meanwhile, the control module 171 of inside, bridge station, H-L Buffer172, L-H Buffer173 and routing table 174 are still in order to finish from first exchange to second communication subsystem data.For each station of first communication subsystem, H-IO module 170 at this moment is equivalent to the management station in first communication subsystem.
Initiation enters the station such as the 12a of fast mode, after the arbitration that obtains main frame sign indicating number and himself I2C address, becomes the management station of first communication subsystem under the fast mode.The 12a of management station is responsible for the 11a that respectively stands, 13b in first communication subsystem, 14b, H-IO module 170 are managed, and makes them can use the data signal conductor SDAH swap data of the bus 10a of first in turn.Simultaneously, management station also will be responsible for the high-speed clock pulse signal on the drive clock signal conductor SCLH, as the synchronised clock at each station in first communication subsystem.
With station 11a-14c, the H-IO module 170 that fast mode communicates, adopted a kind of communication protocol of the I2C of being different from agreement, will this communication protocol be described by specific embodiment below.
Under fast mode, the exchange of data is normally carried out with the form of packet one by one.Before transfer data packets, also need a token packet, in order to the direction that shows that packet transmits; And after packet sends end, need the response packet of shaking hands to confirm the correctness of Data Receiving.In addition, also have some control (permission) that is used for administrative purposes bags and state bag etc.Each bag all includes following some optional fields usually: identification field, in order to the type that shows that bag is affiliated; Address field is in order to the address, point of destination that shows that this bag transmits; Control field is comprising some control informations; Data field is comprising active data load or state information etc.; Check field, in order to the correctness of content of bag is verified, or the like.
According to the various combination at the station that participates in data communication, the detailed process of data communication is also different, is broadly divided into following a few class: the data communication process at management station and non-management station in first communication subsystem; Data communication process between interior two the non-management stations of first communication subsystem; Data communication process between a station of first communication subsystem and the station of second communication subsystem; Data communication process between two stations of second communication subsystem.Wherein, the data communication process between two stations of second communication subsystem is exactly the data communication process (I2C) under first mode of operation, no longer repeats, and for other several situations, next will illustrate one by one.
See also shown in Fig. 5-a and Fig. 5-b, wherein Fig. 5-a sends data to the data flow figure of station 14b for the 12a of management station, and 5-b is the data flow figure that the 12a of management station slave station 14b receives data.The direction of arrow indication is being represented the direction that data transmit among the figure.
The flow process that the 12a of management station sends data to station 14b is:
(1) token packet of an OUT type of the 12a of management station transmission is given station 14b, and the 14b preparation of notice station receives data;
(2) stand packet of 12a transmission to station 14b, the 14b that stands receives this packet and the correctness of packet content is verified;
(3) if the content of packet is correctly received, the 14b that stands just beams back one to station 12a and confirms response packet; Otherwise the 14b that stands just beams back one to station 12a and denies response packet;
(4) 12a that stands receives the affirmation response packet, knows that station 14b has correctly received a packet, will repeat for (1)-(3) step to send next packet (if any); Otherwise, if station 12a has received deny response packet or in official hour, do not receive response message that the 12a that stands will carry out for (1)-(3) step and retransmit a packet.
The flow process that the 12a of management station slave station 14b receives data is:
(1) token packet of an IN type of 12a transmission is given station 14b, and notice station 14b is ready to data to be sent;
(2) stand packet of 14b transmission to station 12a, the 12a that stands receives this packet and the correctness of packet content is verified;
(3) if the content of packet is correctly received, the 12a that stands just issues one of station 14b and confirms response packet; Otherwise the 12a that stands just sends one and denies response packet;
(4) 12a that stands can repeat for (1)-(3) step and continues the process that slave station 14b next time receives data.In cyclic process next time, the 14b that stands, is selected to send a new packet or retransmits a packet by the correctness that 12a receives according to a last packet.
See also shown in Fig. 6-a and Fig. 6-b, wherein Fig. 6-a sends data to the data flow figure of station 14b for station 11a; Fig. 6-b receives the data flow figure of data for station 11a slave station 14b.Suppose that 12a still is management station, the direction of arrow indication is being represented the direction that data transmit among the figure.
The flow process that the 11a that stands sends data to station 14b is:
(1) 12a of management station transmits a permission bag and gives station 11a, and expression station 11a can use bus to come transceive data;
(2) token packet that 11a transmits an OUT type of standing is given station 14b, the reception that notice station 14b prepares data;
(3) stand packet of 11a transmission to station 14b, the 14b that stands receives this packet and the correctness of packet content is verified;
(4) if the content of packet is correctly received, the 14b that stands just beams back one to station 11a and confirms response packet; Otherwise the 14b that stands just beams back one to station 11a and denies response packet;
(5) 11a that stands receives the affirmation response packet, knows that station 14b has correctly received a packet, will repeat for (2)-(4) step to send next packet (if any); Otherwise, if station 11a has received deny response packet or in official hour, do not receive response message that the 11a that stands will carry out for (2)-(4) step and retransmit a packet;
(6) stand 11a when no longer including the data that mail to station 14b, the 11a that stand just sends a permission end packet to the 12a of management station, and the 11a that represent to stand does not re-use bus.The 12a of management station can reuse bus or bus assignment is used to another one station (as 13b).
The flow process that the 11a slave station 14b that stands receives data is:
(1) 12a of management station transmits a permission bag and gives station 11a, and expression station 11a can use bus to come transceive data;
(2) token packet that 11a transmits an IN type of standing is given station 14b, and notice station 14b is ready to data to be sent;
(3) stand packet of 14b transmission to station 11a, the 11a that stands receives this packet and the correctness of packet content is verified;
(4) if the content of packet is correctly received, the 11a that stands just issues one of station 14b and confirms response packet; Otherwise the 11a that stands just sends one and denies response packet;
(5) 11a that stands can repeat for (2)-(4) step and continues the process that slave station 14b next time receives data.In cyclic process next time, the 14b that stands, is selected to send a new packet or retransmits a packet by the correctness that 11a receives according to a last packet;
(6) stand 11a when wishing that no longer slave station 14b receives data, the 11a that stand just sends a permission end packet to the 12a of management station, and the 11a that represents to stand does not re-use bus.The 12a of management station can reuse bus or bus assignment is used to another one station (as 13b).
By permission bag and permission end packet, management station (12a) can distribute to each station in turn with the bus 10a under the fast mode, finishes the task of each station data transmit-receive, the generation of the bus collision situation that this may cause with regard to having been avoided each station contention bus.Management station does not need the permission bag to the transmitting-receiving of another station data, be because management station is responsible for permitting the transmission of bag and the reception of permission end packet, it knows certainly when bus is in idle condition and (promptly receives after the permission end packet, next permission bag does not also send), thus can be in transceive data freely in period of bus free time.
In second mode of operation, the exchanges data between first communication subsystem and two stations of second communication subsystem is responsible at bridge station 17, and its process is shown in Fig. 7-a, Fig. 7-b, Fig. 8-a and Fig. 8-b.Fig. 7-a is the data flow figure that the station (as 11a) of one first communication subsystem sends data to the station (as 15c) of a second communication subsystem; Fig. 7-b then receives the data flow figure of data for station 11a slave station 15c.Suppose that management station still is 12a, the direction that on behalf of data, the direction of arrow transmit.
The flow process that the 11a that stands sends data to station 15c is:
(1) 11a that stands waits for that the 12a of management station issues its a permission bag, just can use the bus 10a of fast mode to send data;
(2) stand that to send address, a point of destination be the token packet of the OUT type of 15c to 11a.The H-IO module 170 at bridge station 17 receives that an OUT token packet just gives control module 171 with its destination address and search routing table 174.If control module 171 finds that the destination address of this OUT token is positioned at the L district of routing table 174, expression has data to transmit by the bridge station, will notify H-IO module (170) to prepare to receive the packet that (3) step sent; Otherwise if the destination address of OUT token is positioned at the H district of routing table 174, the expression data do not need to transmit, and H-IO module 170 can not produce any response to the packet in (3) step.Because the destination address of OUT token is not that bridge station 17 is own, so the arrow among the figure dots, the back together.
(3) stand 11a transmission packet because the address of station 15c is positioned at 174 L district, according to the judgement in (2) step, H-IO module 170 receives these packets;
When (4) receiving packet, H-IO module 170 can be verified the correctness of this packet, and be checked the state of H-L Buffer172 by control module 171.If packet transmits mistake or H-L Buffer172 is in saturation condition, then control module can be notified H-IO module 170 to send one and deny response packet, so that station 11a retransmits this packet after a while.Have only when packet when correct and H-LBuffer172 has remaining space to hold this packet, control module just can notify H-IO module 170 to beam back an affirmation response packet, packet is placed into H-L Buffer172 buffering together with its destination address information then, waits for and mails to point of destination 15c by L-IO module 175 after a while;
(5) 11a that stands receives and denies response packet, retransmits previous packet again after a period of time of will delaying time, to avoid producing serious congestion on H-L Buffer172; The 11a that stands receives and confirms after the bag, can repeat for (2)-(4) step and continue to send packet.11a no longer includes data to be sent if stand, and just carries out for (6) step;
(6) stand 11a transmission permission end packet to the 12a of management station, the 12a of management station just can go to satisfy the data transfer needs at other station;
(7) L-IO module 175 detects H-L Buffer172 packet to be sent, will mail to their points of destination separately to the packet among the H-L Buffer172 according to the agreement of I2C.After data sent and finish, corresponding memory block just was cleared among the H-L Buffer172.In (7) step, it is in the process that the I2C data send that four-headed arrow is represented to reply, and per 8 responses once.
The flow process that the 11a slave station 15c that stands receives data is:
(1) 11a that stands waits for that the 12a of management station issues its permission bag, thereby brings into use bus 10a;
(2) stand that to send address, a point of destination be the token packet of the IN type of 15c to 11a.The H-IO module 170 at bridge station 17 is received an IN token packet, just gives control module 171 with its destination address and searches routing table 174.If control module 171 finds that the destination address of IN token is positioned at the L district of routing table 174, expression has data to transmit by the bridge station, will notify H-IO module 170 to carry out for (3) step; Otherwise if the destination address of IN token is positioned at the H district of routing table 174, any response is not done at (3) fore-and-aft gangway station;
(3) control module 171 is checked the state of L-H Buffer173, if L-H Buffer173 also has enough vacant next packets that holds, H-IO module 170 will send one and wait for bag to station 11a, and notice 11a waits for a period of time; If L-H Buffer173 is in saturation condition, H-IO module 170 can directly send one and deny response packet, tells 11a to work as propons station 17 and is in busy condition.Send and wait for that bag is slowly to wait for fear of station 11a to retransmit token packet less than packet, because the speed of I2C reading of data causes it to spend much more time than fast mode;
(4) when sending the wait bag, control module 171 can notice L-IO modules 175 utilize I2C agreement slave station 15c to go up reading of data.These data come the address information of source station to be temporarily stored among the L-HBuffer173 together with it;
(5) the H-IO module detects the data of collecting in (4) step to be sent among the L-H Buffer173, these data will be bound into packet, and mails to station 11a;
(6) 11a that stands verifies the data that receive, if correctly just send the affirmation response packets to bridge station 17; Otherwise just send and deny response packet;
(7) the 11a packet as required of standing receives correctness, can circulate carry out (2), (5), (6) step read new packet or require the bridge station to retransmit previous packet from the bridge station.As long as before the data of (4) step collection do not run through, and the address, point of destination of IN token is constant, circulation just can be skipped (3), (4) step once more; Otherwise 11a just must carry out for (2)-(6) step just can read new packet.Have only after station 11a sends an affirmation response packet, the bridge station just can be removed the data that are identified from L-H Buffer173;
(8) stand 11a transmission permission end packet to the 12a of management station, the end of expression data read process.
Fig. 8-a is the data flow figure that the station 15c of a second communication subsystem initiatively sends data to the station 11a of one first communication subsystem; Fig. 8-b then is the data flow figure of station 15c slave station 11a reading of data.Suppose that management station still is 12a, the direction that the direction representative data of arrow transmits.
The flow process that the 15c that stands sends data to station 11a is:
(1) 15c that stands produces a beginning condition S according to the requirement of I2C agreement on bus 10b, wishes the address of the slave station (11a) of communication and bit (read/write bit) data that a bit representation station 15c will carry out write operation to bus 10b with it succeeded by its.The control module 171 at bridge station 17 is according to slave station address search routing table 174, and checks the state of L-H Buffer simultaneously.If the address of slave station is positioned at the H district (showing that this is once via the data transfer procedure at bridge station) of routing table 174, and L-HBuffer173 has enough spaces to hold data, and bridge station 17 will produce answer signal to this address in the response bits behind the read/write bit.Next, bridge station 17 can receive the data of being sent by station 15c successively, and they are temporarily stored among the L-H Buffer173; If the address of slave station is positioned at the L district (showing that this is the data communication of second communication subsystem inside) of routing table 174, or L-H Buffer173 is in saturation condition, bridge station 17 can not produce any answer signal to the data of this address and back, can not receive any data that 15c sends yet;
(2) after the I2C Data Receiving finished, bridge station 17 was waited for and is issued its permission bag by the 12a of management station, thereby makes H-IO module 170 can use the bus 10a of fast mode;
(3) the H-IO module 170 at bridge station 17 token packet of sending the OUT type 11a that arrives at a station, notice station 11a prepares to receive data;
(4) the H-IO module 170 at bridge station 17 is bound into packet with the data among the L-H Buffer173 and is sent by bus 10a, and the 11a that stands receives this packet and the correctness of packet content is verified;
(5) if the content of packet is correctly received, the 11a that stands just issues 17 1 at bridge station and confirms response packet; Otherwise the 11a that stands just sends one and denies response packet;
(6) bridge station 17 is to confirm response packet or deny response packet according to what receive, judges whether to carry out once more (3)-(5) step to retransmit a last packet.Have only when bridge station 17 and receive the affirmation response packet, the data message that is identified among the L-H Buffer173 just can be removed.If there is more than one packets need to send among the L-H Buffer173, then bridge station (3)-(5) step of 17 repetitions sends these packets successively;
(7) related data among the L-H Buffer173 sends and finishes, and bridge station 17 sends the permission end packet to the 12a of management station, no longer takies bus 10a.
The flow process that the 15c slave station 11a that stands receives data is:
(1) 15c that stands produces a beginning condition S according to the requirement of I2C agreement on bus 10b, wishes the address of the slave station (11a) of communication with it and bit representation station 15c bit (read/write bit) data with read bus 10b succeeded by its.The control module 171 at bridge station 17 is according to slave station address search routing table 174, if and the address of checking the state slave station of H-L Buffer172 simultaneously is positioned at 174 H district (showing that this is once via the DRP data reception process at bridge station), and H-L Buffer172 has enough spaces to hold data, and the L-IO module 175 at bridge station 17 will produce answer signal to this address in the response bits behind the read/write bit; Otherwise, if the address of slave station is positioned at the L district (showing that this is the data communication of second communication subsystem inside) of routing table 174, or H-L Buffer172 is in saturation condition, and the L-IO module 175 at bridge station just can not produce answer signal to this address, also can not carry out follow-up all steps.After the bridge station had produced an answer signal to the slave station address, the L-IO module 175 at bridge station 17 was that logic low (utilizing nmos pass transistor 1752 to connect SCL to logic low Vss) makes bus 10b be in quiet and busy condition by the clock signal lead SCL that keeps second portion bus 10b.At this moment the 15c that stands also will keep wait state, until have the I2C data to transmit once more on (8) the step 10b;
(2) bridge station 17 is waited for and is issued its permission bag by the 12a of management station, thereby makes its H-IO module 170 can use the bus 10a of fast mode;
(3) the H-IO module 170 at bridge station 17 token packet of sending an IN type is given station 11a, and notice station 11a can send data;
(4) 11a that stands sends the H-IO module 170 of a packet to bridge station 17, and H-IO module 170 these packets of reception at bridge station 17 are also verified the correctness of packet content;
(5) if the content of packet is correctly received, the H-IO module 170 at bridge station 17 is just put into the packet of receiving among the H-L Buffer172, and issues one of station 11a and confirm response packet; Otherwise the H-IO module 170 at bridge station 17 just abandons this packet, and issues one of the 11a in station and deny response packet;
(6) bridge station 17 is according to the correctness that packet receives, and whether select needed to carry out once more (3)-(5) step to receive previous packet again; If the H-L Buffer172 at bridge station 17 has enough vacant, it also can select to carry out (3)-(5) step to receive new packet;
(7) bridge station 17 no longer receives packet, just sends the permission end packet to management station, to discharge bus 10a;
(8) operating state (even nmos pass transistor 1752 is in off-state) of the clock signal lead SCL of the L-IO module recovery bus 10b at bridge station 17, afterwards, related data among the H-L Buffer172 will transmit the 15c that arrives at a station through bus 10b according to the form of I2C agreement: in this step, the 15c that stands does not need to resend beginning condition and slave station address, directly receives the I2C data but can follow the state in (1) step.
The terminal procedure of second mode of operation is: the management station by first communication subsystem sends a special mode switch order (a special controlling packet) on high-speed bus 10a, afterwards at synchronization, each station of first communication subsystem and bridge station are switched to low-speed mode jointly by the operating state of fast mode operating state.The K switch 1/K2 closure at bridge station, the signal on the bus 10a of first can pass on the second portion bus 10b.Entered the stop condition of an I2C agreement of station (being the management station under the fast mode) transmission of fast mode at last by initiation originally, it will be connected in all the station 11a-16c on bus 10a, the b, 17 identifications.Stop condition is received at each station, just can utilize bus 10a, b to carry out I2C once more and communicate by letter, or the initiation process that enters fast mode once more.

Claims (21)

1. electronic installation comprises:
A bus, be used to transmit the message that satisfies signaling protocol, this bus comprises first and second portion, and the bus of described second portion is with second clock speed rates message, and the bus of described first can be to be higher than the first clock rate message transfer of second clock speed;
The a plurality of stations that are connected with this bus;
A bridge station, the first and the second portion of the described bus that is used to interconnect;
It is characterized in that: the station with the first clock rate transmission/reception message that is connected in the bus of described first can communicate with the station with second clock speed transmission/reception message of the bus that is connected in described second portion by described bridge station.
2. electronic installation as claimed in claim 1 is characterized in that, described bridge station comprises:
To first input/output module that described bus first reads and writes, described first input/output module comprises a push-pull driver circuit at least;
To second input/output module that described bus second portion is read and write, this second input/output module is connected in the second portion of described bus;
Be connected in first switch and second switch between described bus first and the second portion;
The 3rd switch and the 4th switch, the output of the push-pull driver circuit of described first input/output module is connected to by the 3rd switch on the data conductor of described bus first, and described first input/output module is connected in the described bus first on the clock lead by the 4th switch;
Control unit, this control unit links to each other with described first input/output module, second input/output module, first switch, second switch, the 3rd switch and the 4th switch respectively, analyzes and produce the control signal that first switch, second switch, the 3rd switch and the 4th switch are controlled in order to data or order to first input/output module or the second input/output module transmission/reception;
The routing table that links to each other with control unit is used to deposit the address information that is connected in all stations on the described bus.
3. electronic installation as claimed in claim 2, it is characterized in that: described bridge station also comprises at least one data buffer device, in order to cushion from first input/output module to second input/output module or the data message from second input/output module to first input/output module.
4. as claim 1 or 2 or 3 described electronic installations, it is characterized in that: described bus comprises a data signal conductor and a clock signal lead.
5. electronic installation as claimed in claim 4, it is characterized in that: described this bus first that is connected in can comprise a push-pull driver circuit that is used to drive the data signal conductor of described bus first at least with the station of the first clock rate transmission/reception message, and these utilize this push-pull driver circuit to drive the first of described bus when standing in the first clock rate transmission/reception message.
6. electronic installation as claimed in claim 5 is characterized in that: have at least a station to comprise another push-pull driver circuit in described station that is connected in this bus first and the described bridge station, to drive clock signal conductor in the described bus first.
7. electronic installation as claimed in claim 6 is characterized in that: if first input/output module comprises another push-pull driver circuit, the output of this push-pull driver circuit is connected in the described bus first on the clock lead by the 4th switch.
8. electronic installation as claimed in claim 7, it is characterized in that: described second input/output module is opened the data conductor that output circuit Lou is connected in described bus second portion by one, drives Lou output circuit by another and is connected in clock lead in the described bus second portion.
9. as claim 5 or 6 or 7 or 8 described electronic installations, it is characterized in that: described first switch and second switch are the line switching of a pair of while conducting or disconnection, can be constituted or be made of pair of NMOS transistors by transmission gate, the grid of described transmission gate Enable Pin or described nmos pass transistor links to each other with described control unit output.
10. as claim 5 or 6 or 7 or 8 described electronic installations, it is characterized in that: described the 3rd switch and the 4th switch are the line switching of a pair of while conducting or disconnection, are made of transmission gate, and this transmission gate Enable Pin links to each other with described control unit output.
11. electronic installation as claimed in claim 10 is characterized in that: described electronic installation has first mode of operation and second mode of operation, and under first mode of operation, each station that is connected in described bus is all with second clock speed transmission/reception message; Under second mode of operation, each station that is connected in described bus first is connected in respectively standing with second clock speed transmission/reception message of described bus second portion with first clock rate transmissions/the receptions message.
12. a kind of electronic installation as claimed in claim 11 is characterized in that: described electronic installation when first mode of operation, first switch at described bridge station and second switch conducting, the 3rd switch at described bridge station and the 4th switch disconnect; Described electronic installation is when second mode of operation, and first switch at described bridge station and second switch disconnect, the 3rd switch and the 4th switch conduction.
13. a kind of electronic installation as claimed in claim 12, it is characterized in that: before described electronic installation became second mode of operation by first mode of operation, described bus first had at least a station to send main frame coded signal to described bus with second clock speed to arbitrate.
14. the data transmission method of electronic installation comprises the steps: 1 according to claim 1) described bus receives bus request from least one station, bus request arbitrated; 2) if the station that exists one or more and described bus first to link to each other desires to communicate with first clock rate, then obtain the management station that terminal arbitration station triumphantly becomes described bus first according to predetermined arbitration algorithm; 3) under the control of management station, finish the preparation of transfer of data; 4) station as transmit leg begins transmitting data information by described bus; 5) as recipient's station receiving data information on the described bus.
15. data transmission method as claimed in claim 14 is characterized in that, step 3) comprises: a) if management station when one of intercommunication is square mutually, sends a token command signal by management station to described bus, in order to show the direction of transfer of data; If management station is not one of intercommunication mutually when side, at first to the side transmission grant commands signal that initiatively requires transmissions/receptions data, the described bus of a direction by active requirement transmission/reception data sends a token command signal then by management station; When b) described bridge station received the token command signal, whether the transmit leg of judgment data and recipient belonged to the first and the second portion of described bus.
16. data transmission method as claimed in claim 15 is characterized in that, the first of bus and the step of second portion comprised under whether the transmit leg of judgment data and recipient belonged to: extract the address field in the token command signal; The control unit at described bridge station mates the address information of this address field and described bridge station routing table; Judge whether transmit leg and recipient belong to the first and the second portion of described bus.
If 17. data transmission method as claimed in claim 16 is characterized in that, step 4) comprises the steps: the transmit leg of data and first and the second portion that the recipient belongs to described bus, then transmit leg with data information transfer to described bridge station; Described bridge station is sent to data message on another part bus different with transmit leg; If the transmit leg of data and the same part that the recipient belongs to described bus, then described bridge station does not respond the data on the described bus.
18., it is characterized in that after step 5), further comprise step: 6) recipient verifies the data message that is received as claim 14 or 15 or 16 or 17 described data transmission methods; 7) if data message is correct, then send confirmation signal to transmit leg; If data message is wrong, then sends and deny signal to transmit leg; 8) this data transfer is finished.
19. data transmission method as claimed in claim 18, it is characterized in that, described predetermined arbitration algorithm is: if all that receive, there is the bus request that contains the main frame coded signal in the bus request, the arbitration triumph is won at the station that then sends main frame coded signal bus request, and self address information is sent on the described bus; If during more than one, then arbitrate the address at this station, once more until finally having only a station to win the arbitration triumph at the station of winning arbitration triumph.
20. data transmission method as claimed in claim 19 is characterized in that, step 8) comprises: a direction management station of the command signal that secures permission sends permission the finish command signal; Transfer of data finishes.
21. as claim 19 or 20 described data transmission methods, it is characterized in that, described confirmation signal, deny that signal, grant commands signal, permission the finish command signal, token command signal can comprise following field: the check field that shows the identification field of type under the signal, the address field that shows the destination address that this signal transmits, the control field that comprises control information, data field, the correctness of signal content is verified.
CN 200410053462 2004-08-05 2004-08-05 Electronic device and its data transmission method Pending CN1731752A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200410053462 CN1731752A (en) 2004-08-05 2004-08-05 Electronic device and its data transmission method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200410053462 CN1731752A (en) 2004-08-05 2004-08-05 Electronic device and its data transmission method

Publications (1)

Publication Number Publication Date
CN1731752A true CN1731752A (en) 2006-02-08

Family

ID=35964060

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200410053462 Pending CN1731752A (en) 2004-08-05 2004-08-05 Electronic device and its data transmission method

Country Status (1)

Country Link
CN (1) CN1731752A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101847135A (en) * 2009-03-26 2010-09-29 杭州士兰微电子股份有限公司 Series-connected communication system and communication method thereof
CN111555946A (en) * 2019-01-24 2020-08-18 罗伯特·博世有限公司 Subscriber station of a bus system and method for transmitting data in a bus system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101847135A (en) * 2009-03-26 2010-09-29 杭州士兰微电子股份有限公司 Series-connected communication system and communication method thereof
CN101847135B (en) * 2009-03-26 2014-06-18 杭州士兰微电子股份有限公司 Series-connected communication system and communication method thereof
CN111555946A (en) * 2019-01-24 2020-08-18 罗伯特·博世有限公司 Subscriber station of a bus system and method for transmitting data in a bus system
CN111555946B (en) * 2019-01-24 2023-05-19 罗伯特·博世有限公司 Subscriber station for a bus system and method for data transmission in a bus system

Similar Documents

Publication Publication Date Title
CN1123162C (en) Communications bus using different transmission rates
CN1192566C (en) Electronic apparatus with a bus
US7804497B2 (en) Display driving circuit, display device, display system and method of driving display devices
CN1192675C (en) Automatic media switching apparatus and method
CN102656917B (en) Multiple base stations united uplink data process
US9205683B2 (en) Image forming apparatus and a communication method with trays thereof
CN87106124A (en) The multiple central processor interlock
CN1185846A (en) Data communication network with highly efficient polling procedure
CN1161740A (en) Transmission device for air conditioner
CN1881120A (en) Communication master station startup period control method
CN1941017A (en) Method of communication and home automation installation for its implementation
CN101060457A (en) Optical fiber-based high speed serial industrial real-time communication bus system and its control method
CN1327667A (en) Information communication system, information communication method, information signal processing device and information signal processing method, and storage medium
CN1252614C (en) Global observing method for determining status unification of distributed computer network system
CN1877552A (en) Communication apparatus, switching method, and switching program
CN1573719A (en) Serial bus interface and method for serially interconnecting time-critical digital devices
WO2013056671A1 (en) Single-card multi-standby terminal, adapter module, and sim card access method
CN1758658A (en) The network system and the method for distributing the address
CN1866235A (en) Modular interconnect structure
CN1731752A (en) Electronic device and its data transmission method
CN1731381A (en) Communication bus system
US6738843B2 (en) Method and system for generating multiple self-ID packets on the 1394 bus using a standard PHY chip
CN1144132C (en) Communication system and communication control method
US7756149B2 (en) Ethernet switch and router for unshielded twisted pair/optical integrated network and frame processing method thereof
CN1489342A (en) Protocal of connecting addressable shade interface and for serial bus network

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C57 Notification of unclear or unknown address
DD01 Delivery of document by public notice

Addressee: Diao Wenkui

Document name: Deemed as a notice of withdrawal (Trial)

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication