CN1680920B - Method and apparatus of basic inputting and outputting system in far-end updating data processing system - Google Patents

Method and apparatus of basic inputting and outputting system in far-end updating data processing system Download PDF

Info

Publication number
CN1680920B
CN1680920B CN 200410032464 CN200410032464A CN1680920B CN 1680920 B CN1680920 B CN 1680920B CN 200410032464 CN200410032464 CN 200410032464 CN 200410032464 A CN200410032464 A CN 200410032464A CN 1680920 B CN1680920 B CN 1680920B
Authority
CN
China
Prior art keywords
microprocessor
bios
data handling
handling system
far
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200410032464
Other languages
Chinese (zh)
Other versions
CN1680920A (en
Inventor
詹森达
陈怡勳
许朝胜
吴宜昌
黄文宾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wistron Corp
Original Assignee
Wistron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wistron Corp filed Critical Wistron Corp
Priority to CN 200410032464 priority Critical patent/CN1680920B/en
Publication of CN1680920A publication Critical patent/CN1680920A/en
Application granted granted Critical
Publication of CN1680920B publication Critical patent/CN1680920B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

A method and its device for updating BIOS in data processing system at far - end includes utilizing far -end operational platform to issue command to update BIOS, transmitting command to microprocessor belonging to non - job execution system in data processing system as well as to relative storage media through network for confirming that BIOS updating image file is correct, then updating BIOS of system microprocessor in job execution system at proper time. The system microprocessor is central processing unit.

Description

Far-end upgrades the method and the device thereof of Basic Input or Output System (BIOS) in the data handling system
Technical field
The invention relates to a kind of method of upgrading the Basic Input or Output System (BIOS) (BIOS) of data handling system, and particularly upgrade the method for BIOS relevant for a kind of far-end, this method is not required to be each operating system and writes the BIOS refresh routine, and still can make far-end and upgrade after BIOS upgrades failure.
Background technology
Generally speaking, desire is to a data handling system, when for example computer carries out the BIOS renewal, all need to carry out under the condition of operate as normal in operating system, as long as oneself's start detects (Power On Self Test, POST) under the situation that imperfect or operating system (Operating System) can't normally be carried out, then will cause to carry out far-end BIOS and upgrade operation.
Please refer to Fig. 1, to illustrate be that computer carries out the schematic flow sheet of BIOS when upgrading in the prior art.When upgrading the BIOS step and beginning (step 110), log-on data disposal system (step 102) at first, and do oneself's start and detect (step 104).If oneself start detects successfully (step 101), then enter operating system (DOS for example, Microsoft Windows, Linux, etc.) (step 106).After system enters operating system, if the distance terminal user requires to upgrade BIOS (step 103), then transmit BIOS image file (step 108) earlier, judge BIOS image file whether correctly (step 105), carry out refresh routine (step 112) again, and finish renewal back restarting systems (step 114).If the BIOS image file is incorrect, then notify far-end manoeuvring platform (step 116) and process ends (step 120).On the other hand, if BIOS, then process ends (step 120) are upgraded in distance terminal user and no requirement (NR).In a single day hence one can see that, upgrades startup of BIOS step and the failure of self-testing mechanism in the prior art, operating system just can't operate, and just can't remake far-end BIOS this moment and upgrade.
Aspect the hardware setting of prior art, please refer to the block synoptic diagram that Fig. 5 illustrates existing renewal BIOS.Show among the figure that too network 504 and socket card 506 pass on the terminal user desires to upgrade the information of BIOS to a far-end manoeuvring platform 502 by second, such instruction is by system processor 522 computing that is for data processing, coupled system flash memory 524 and system random access memory 526 provide the storage space configuration, with the BIOS of update system.This kind receives the setting that remote instructions is upgraded BIOS, because the essential passage through system processor 522 of the information transmission between data handling system and the network, meaning promptly must could be finished BIOS smoothly and upgrade under the situation of operating system normal operation.On the other hand if system's sudden power, or there is other factors and causes BIOS to upgrade failure, then system processor 522 after BIOS upgrades failure restart operation the time just can't restart, anticipate promptly and can't be again to upgrade BIOS by network with far-end manoeuvring platform 502;
Summary of the invention
Therefore the purpose of this invention is to provide a kind of mode and upgrade the work of BIOS, and another kind of solution is provided, cause once more far-end to upgrade the problem of BIOS to handle because of BIOS upgrades the failure back to allow far-end indication computer.
Another object of the present invention provides a kind of BIOS update system, utilize far-end to provide desire to upgrade the BIOS image file that replaces, with a microprocessor is bridge not by under the situation of operating system, directly or indirectly upgrades BIOS and log-on data disposal system again.
In order to achieve the above object, the invention provides a kind of data handling system, be applicable to a remote instructions and upgrade a recordable memory.This data handling system comprises a far-end manoeuvring platform, one first little processing components, one second little processing components, a network and a socket.Wherein this far-end manoeuvring platform provides update instruction and update content, by the transmission of network and the conversion of socket, is connected socket, receives instruction and is carried out subsequent step by first little processing components, to upgrade recordable memory.Recordable memory in the present invention is arranged in second little processing components, for example be the rewritten BIOS storer in the central processing unit, operation via first little processing components, directly do not upgrading this recordable memory (BIOS) by second little processing components, if this first little processing components is not supported this recordable memory of direct renewal, also available another indirect mode is connected to the startup block (Boot Block) of second little processing components by BIOS and upgrades this recordable memory.First little processing components among the present invention comprises the first microprocessor and first working storage, common first little reason place device is the microprocessor except central processing unit in the computer, and first working storage is generally the storer corresponding with first microprocessor, for example is flash memory, random access memory etc.Be bridge with the first microprocessor among the present invention, first working storage of matching coupling, remote instructions and update content that reception transmits by network, renewal for example is the BIOS storer in the central processing unit, (comprise for example flash memory owing to be responsible for first microprocessor second microprocessor and the second corresponding working storage thereof corresponding of execution update instruction with accepting the updated stored device, random access memory etc.) separate, so first microprocessor can direct or indirect mode upgrades the recordable memory of second microprocessor, no matter it is directly or indirectly all irrelevant with operating system, and after upgrading failure, the far-end manoeuvring platform still can re-execute update instruction again by first microprocessor, till the system recovery operation.
In addition, even do not pass through second microprocessor, and can upgrade the recordable memory of second microprocessor at any time in direct mode.
For further specifying above-mentioned purpose of the present invention, design feature and effect, the present invention is described in detail below with reference to accompanying drawing.
Description of drawings
Fig. 1 is that the far-end BIOS that illustrates according to prior art upgrades schematic flow sheet.
Fig. 2 upgrades the workflow synoptic diagram according to the indirect type BIOS that a preferred embodiment among the present invention is illustrated.
Fig. 3 A is the direct-type microprocessor work schematic flow sheet that is illustrated according to a preferred embodiment among the present invention.
Fig. 3 B is the indirect type microprocessor work schematic flow sheet that is illustrated according to a preferred embodiment among the present invention.
Fig. 4 is the far-end manoeuvring platform workflow synoptic diagram that is illustrated according to a preferred embodiment among the present invention.
Fig. 5 is the BIOS update system block synoptic diagram that illustrates according to prior art.
Fig. 6 A is the far-end BIOS update system block synoptic diagram of the indirect type that illustrated according to a preferred embodiment among the present invention.
Fig. 6 B is the far-end BIOS update system block synoptic diagram of the direct-type that illustrated according to a preferred embodiment among the present invention.
Embodiment
The present invention proposes a kind of far-end manoeuvring platform indication computer that allows and upgrades the work of BIOS, and another kind of solution is provided, to handle the problem that causes upgrading once more BIOS because of BIOS renewal failure back.And this kind BIOS update system, the BIOS image file that utilizes far-end to provide desire upgrade to replace, with a microprocessor be bridge not by under the situation of operating system, finish the renewal of system bios and successfully restart data handling system.
The purpose of this invention is to provide another pipeline and carry out far-end BIOS renewal, a meaning i.e. microprocessor is regarded the bridge tool that upgrades BIOS; Because this kind microprocessor has the temporary function (generally including for example flash memory, random access memory) of data,, just can carry out the function that far-end upgrades BIOS by this microprocessor when under the remote side administration person during BIOS update instruction.
Technology among the present invention can utilize direct or indirect mode to come far-end to upgrade BIOS.Directly mode needs at microprocessor and system's recordable memory one interface is arranged, and this microprocessor can upgrade BIOS the time in office.If system does not have this interface, just can utilize indirect mode to upgrade BIOS.Indirect mode utilizes the procedure code of the startup block (Boot Block) of BIOS self to upgrade BIOS, therefore need not wait until that POST just upgrades BIOS after finishing, more after dispatching from the factory, system just can not change in addition because of the procedure code that starts block, make that starting block has the characteristic that is not destroyed, and guarantee to upgrade once more the possibility of BIOS.
Please refer to Fig. 2, it illustrates according to the BIOS workflow synoptic diagram that connects renewal among the present invention between the preferred embodiment.BIOS in the system is a recordable memory, wherein stores start block sign indicating number, all need carry out bios program when restarting systems each time.In disclosed remote updating method, workflow such as Fig. 2 of BIOS illustrate.At first when carrying out BIOS start block sign indicating number (step 202), if requiring to carry out BIOS, far-end upgrades (step 203), then read BIOS image file (step 204) in the relevant working storage of microprocessor, it is to be transmitted by network and socket by the far-end manoeuvring platform.When the BIOS image file read finish after, whether the content of inspecting the BIOS image file correct (step 205).If incorrect, then inform microprocessor image file incorrect (step 214); If correct, the execution (step 206) that then enters the BIOS refresh routine.No matter refresh routine is success (step 208) or failure (step 216), all inform microprocessor, if success, just footpath row start (step 212) again.
In the present invention, when system operator desires to carry out far-end renewal BIOS, just upgrade the instruction of BIOS down to the microprocessor in the system of desire renewal BIOS from the far-end manoeuvring platform.This microprocessor can directly upgrade BIOS (Fig. 3 A) after receiving instruction, or wait and BIOS startup block (Boot Block) communication (Fig. 3 B).At first with reference to figure 3A.Whether microprocessor receives BIOS update instruction (step 303), if, just draw BIOS image file (step 302) as bridge by microprocessor.After drawing the BIOS image file and finishing and differentiate this image file correct (step 305), this correct information is conveyed to microprocessor, and enters BIOS refresh routine (step 304).Upgrade finishing the back differentiates and upgrades whether success (step 307) of operation, pass successfully or the information of failure is returned this far-end control platform (step 306,314), if upgrades successfully restarting systems (step 308) then and finish the BIOS renewal microprocessor flow process (step 320) of direct-type.If microprocessor flow process at indirect type, meaning is that microprocessor needs to cooperate BIOS startup block to come together to finish the BIOS renewal after receiving instruction, then with reference to figure 3B, wherein correct (step 305) afterwards differentiating the BIOS image file, different with the direct-type flow process is first restarting systems (step 308), and wait for that BIOS starts the block inquiry and whether will upgrade BIOS (step 309), it is will upgrade after the BIOS that BIOS starts the block inquiry, just transmits the BIOS image file and starts block procedure code (step 316) to BIOS.And wait for that BIOS starts the block procedure code and informs the renewal result, notify remote console to upgrade successfully (step 306) or failure (step 314) at last, and finish the microprocessor flow process (step 320) of indirect type.
No matter adopt direct-type or indirect type microprocessor model among the present invention, when the far-end manoeuvring platform is observed, with reference to far-end manoeuvring platform schematic flow sheet shown in Figure 4.When terminal user requires far-end to upgrade BIOS (step 402), if check out that BIOS is upgrading (step 403), then show the information (step 414) of " BIOS upgrades ",, then descend update instruction to microprocessor (step 404) if BIOS there is no and upgrades.Then the far-end manoeuvring platform transmits the BIOS image file to microprocessor (step 406), and differentiate microprocessor and connect whether receive correct BIOS image file (step 405), after finishing, transmission confirms renewal whether successfully (step 407), with display update successful information (step 408).If upgrade failure, then decision is attempted upgrading (step 409) or showing " BIOS upgrades failure " information (step 412) once more.If microprocessor receives incorrect BIOS image file, then whether decision transmits once (step 401) again.
Please refer to Fig. 6 B, is disclosed direct-type far-end BIOS update system block diagram.In the system architecture block schematic diagram provided by the invention, the vertical behaviour of far-end platform 602 is when too network 604 and socket card 606 are linked up by second, not by responsible systematic microprocessor 622 (central processing unit CPU) swap data of carrying out operating system in the data handling system, but do exchanges data and carry out the relevant operation of renewal BIOS via another microprocessor 612.The procedure code of this microprocessor 612 leaves microprocessor flash memory 614 in, renewal BIOS image file from 602 receptions of far-end manoeuvring platform, then be temporarily stored in microprocessor random access memory 616, microprocessor and system's quickflashing have a direct interface 613, make microprocessor even under the situation that system processor 622 lost efficacy, or operating system is under the disabled state, still is able to the operation that BIOS is upgraded in success.
Please refer to Fig. 6 A, is disclosed indirect type far-end BIOS update system block diagram.This system constructing and direct-type far-end BIOS are that difference is that microprocessor 612 and 624 of system's flash memories there is no direct interface and exist, but via systematic microprocessor (central processing unit CPU) 622, and system dynamics access memory 626, and exist the BIOS in system's flash memory to start the renewal that block (BootBlock) 624 is finished far-end BIOS.Even the meaning operating system is in disabled state, still is able to success and upgrades the BIOS operation.
Though the present invention describes with reference to current specific embodiment, but those of ordinary skill in the art will be appreciated that, above embodiment is used for illustrating the present invention, under the situation that does not break away from spirit of the present invention, also can make the variation or the replacement of various equivalences, therefore, as long as in connotation scope of the present invention in the scope to the variation of the foregoing description, claims that modification all will drop on the application.

Claims (26)

1. a data handling system device utilizes remote instructions to carry out one of a recordable memory and upgrades operation, comprising:
One far-end manoeuvring platform;
One network;
One socket;
One first microprocessor;
One first working storage;
One second microprocessor; And
One second working storage;
It is characterized in that this far-end manoeuvring platform is bridge by this network and this socket with this first microprocessor, utilize the temporary function of this first working storage to deposit the content of this renewal operation of this far-end manoeuvring platform transmission, cooperate this second working storage to upgrade this relevant recordable memory of this second microprocessor; Wherein, this second microprocessor is responsible for carrying out an operating system, this operating system of the not responsible execution of this first microprocessor.
2. data handling system device as claimed in claim 1 is characterized in that this far-end manoeuvring platform comprises a remote data disposal system.
3. data handling system device as claimed in claim 2, it is characterized in that this remote data disposal system be following at least one of them: desktop computer, notebook computer and servomechanism.
4. data handling system device as claimed in claim 1 is characterized in that this network comprises too network of a second.
5. data handling system device as claimed in claim 1 is characterized in that this network comprises a Local Area Network.
6. data handling system device as claimed in claim 1 is characterized in that this socket comprises a socket card.
7. data handling system device as claimed in claim 1, it is characterized in that this first working storage comprise a flash memory and a random access memory at least one of them.
8. data handling system device as claimed in claim 1 is characterized in that this first microprocessor comprises a CPU (central processing unit).
9. data handling system device as claimed in claim 1, it is characterized in that this second working storage comprise a flash memory and a random access memory at least one of them.
10. data handling system device as claimed in claim 9 is characterized in that this first microprocessor carries out this renewal operation by this second little this flash memory of processing access.
11. data handling system device as claimed in claim 9 is characterized in that this this flash memory of first microprocessor direct access is to carry out this renewal operation.
12. data handling system device as claimed in claim 1 is characterized in that this recordable memory comprises the basic input/output system chip.
13. data handling system device as claimed in claim 12, it is characterized in that this recordable memory comprises two parts able to programme, it is characterized in that wherein arbitrary part able to programme comprises a duplicate of this recordable memory software when this recordable memory operation, and when this renewal operation only at this partial update able to programme that is not in starting state.
14. data handling system device as claimed in claim 12 is characterized in that this recordable memory comprises electricallyerasable ROM (EEROM).
15. data handling system device as claimed in claim 1 is characterized in that this data handling system is a computer system.
16. data handling system device as claimed in claim 1 is characterized in that this data handling system is a computer network system.
17. a method of upgrading Basic Input or Output System (BIOS) (BIOS) is carried out when a BIOS storer is in a non-update mode, this method comprises:
Draw a BIOS image file from a first microprocessor, wherein this BIOS image file is to be transmitted by a far-end operation platform, is temporary in the one first relevant working storage of this first microprocessor, wherein not responsible execution one operating system of this first microprocessor;
Whether differentiate this BIOS image file correct;
If this BIOS image file informs then that correctly this BIOS image file of this first microprocessor is correct;
If this BIOS image file is incorrect, this first microprocessor requires to transmit once more this BIOS image file to this far-end operation platform;
Enter a refresh routine, this processor writes this BIOS storer by one second microprocessor and one second relevant working storage thereof with BIOS with this BIOS image file, and wherein this second microprocessor is responsible for carrying out this operating system;
Whether differentiate this refresh routine successful;
The information of passing on this refresh routine success or not is to this first microprocessor; And
Restart this system.
18. method as claimed in claim 17 is characterized in that this second microprocessor is a CPU (central processing unit).
19. method as claimed in claim 17 is characterized in that also being included in restarting and carries out oneself's start trace routine after this system.
20. method of upgrading recordable memory, it is characterized in that affiliated one second microprocessor of being responsible for execution one operating system of a recordable memory utilizes the first microprocessor and a working storage of not responsible this operating system of execution, the update content that rechecking transmits by network from far-end, confirm this update content to be deposited in this working storage after correct, write this recordable memory via the operation of this second microprocessor.
21. the method for renewal recordable memory as claimed in claim 20 is characterized in that this first microprocessor is a central processing system.
22. the method for renewal recordable memory as claimed in claim 20 is characterized in that this working storage comprises a flash memory.
23. the method for renewal recordable memory as claimed in claim 20 is characterized in that this working storage comprises a random access memory.
24. the method for renewal recordable memory as claimed in claim 20 is characterized in that this network is a too network of a second.
25. the method for renewal recordable memory as claimed in claim 20 is characterized in that this network is a Local Area Network.
26. a data handling system is applicable to a remote instructions and upgrades a recordable memory, comprising:
One far-end manoeuvring platform provides this remote instructions and a update content;
One first little processing components, not responsible execution one operating system of this first little processing components;
One second little processing components, relevant with this recordable memory, be coupled to this first little processing components, this second little processing components is responsible for carrying out this operating system.
CN 200410032464 2004-04-07 2004-04-07 Method and apparatus of basic inputting and outputting system in far-end updating data processing system Expired - Fee Related CN1680920B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200410032464 CN1680920B (en) 2004-04-07 2004-04-07 Method and apparatus of basic inputting and outputting system in far-end updating data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200410032464 CN1680920B (en) 2004-04-07 2004-04-07 Method and apparatus of basic inputting and outputting system in far-end updating data processing system

Publications (2)

Publication Number Publication Date
CN1680920A CN1680920A (en) 2005-10-12
CN1680920B true CN1680920B (en) 2011-06-15

Family

ID=35067520

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200410032464 Expired - Fee Related CN1680920B (en) 2004-04-07 2004-04-07 Method and apparatus of basic inputting and outputting system in far-end updating data processing system

Country Status (1)

Country Link
CN (1) CN1680920B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101751265B (en) * 2008-11-28 2012-12-12 英业达股份有限公司 Updating system of basic input/output system of server and method thereof
CN102053875B (en) * 2009-10-29 2013-03-27 纬创资通股份有限公司 Method for recovering basic input-output system (BIOS) of computer system and computer system
DE112011105745B4 (en) 2011-10-21 2021-09-23 Hewlett-Packard Development Company, L.P. Provision of a function of a basic data exchange system (BIOS) in a privileged domain
WO2013058768A1 (en) 2011-10-21 2013-04-25 Hewlett-Packard Development Company, L.P. Web-based interface to access a function of a basic input/output system
CN103617294A (en) * 2013-12-17 2014-03-05 江苏名通信息科技有限公司 User behavior analysis method under LINUX system
CN104503810B (en) * 2015-01-08 2018-03-23 合肥联宝信息技术有限公司 The method and device of BIOS/firmware in more new computer system
CN106484442B (en) * 2015-08-25 2020-07-21 佛山市顺德区顺达电脑厂有限公司 Server system and method for updating startup mapping file
CN106095643A (en) * 2016-06-16 2016-11-09 英业达科技有限公司 The establishing method of systematic parameter access and server thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1231787A (en) * 1996-09-30 1999-10-13 英特尔公司 Secure BIOS
CN1326138A (en) * 2000-05-25 2001-12-12 英业达股份有限公司 Automatic monitor system for installing software on production line of computer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1231787A (en) * 1996-09-30 1999-10-13 英特尔公司 Secure BIOS
CN1326138A (en) * 2000-05-25 2001-12-12 英业达股份有限公司 Automatic monitor system for installing software on production line of computer

Also Published As

Publication number Publication date
CN1680920A (en) 2005-10-12

Similar Documents

Publication Publication Date Title
US7143275B2 (en) System firmware back-up using a BIOS-accessible pre-boot partition
CN100483346C (en) Method and apparatus for remote modifcation of system configuration
EP2375323A1 (en) Firmware image update and management
CN100390737C (en) Automatic updating and back-up BIOS method
CN101000562A (en) Method and device for executing batch processing job
CN102667716A (en) Methods and devices for updating firmware of a component using a firmware update application
JP2002132518A (en) Virtual computer system and exchanging method of input- output apparatus among virtual computers
CN103365696A (en) BIOS (Basic Input Output System) image file obtaining method and device
US20080072030A1 (en) Computer System and Method for Updating Program Code
CN101344854A (en) Method for upgrading embedded type Linux equipment through SD card
CN1680920B (en) Method and apparatus of basic inputting and outputting system in far-end updating data processing system
CN113760332A (en) Software upgrading method and electronic equipment
CN112433769A (en) BMC starting method and device, computer equipment and storage medium
CN107315607B (en) Drive self-adaptation loading system
CN100362470C (en) BIOS on-line upgrading method
JP2009215001A (en) Remote updating system of elevator control program
US7360074B2 (en) Method for remote flashing of a bios memory in a data processing system
JPH07247070A (en) Elevator control device and operation control program maintenance device
CN112612528A (en) System software selective starting and remote updating method based on Bootloader
JP2010066948A (en) Automated teller machine control system
JPH07141277A (en) Terminal device for managing version number of program and data and on-line system therefor
CN109117165A (en) A kind of upgrade-system and its upgrade method based on IAP
US8020048B2 (en) Power-on self test program management apparatus and its management method and program
JP2000020619A (en) Transaction compensation system
CN110147297B (en) Method and device for mutually backing up and updating mainboard information

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Open date: 20051012

CI01 Correction of invention patent gazette

Correction item: Rejection of patent application

Correct: Dismiss

False: Reject

Number: 32

Volume: 26

ERR Gazette correction

Free format text: CORRECT: PATENT APPLICATION REJECTION AFTER PUBLICATION; FROM: REJECTION TO: REJECTION OF REVOCATION

C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110615

Termination date: 20200407

CF01 Termination of patent right due to non-payment of annual fee