CN1622115A - System for accessing a plurality of devices using the same busbar and master control device therein - Google Patents
System for accessing a plurality of devices using the same busbar and master control device therein Download PDFInfo
- Publication number
- CN1622115A CN1622115A CN 200310115292 CN200310115292A CN1622115A CN 1622115 A CN1622115 A CN 1622115A CN 200310115292 CN200310115292 CN 200310115292 CN 200310115292 A CN200310115292 A CN 200310115292A CN 1622115 A CN1622115 A CN 1622115A
- Authority
- CN
- China
- Prior art keywords
- bar
- bus
- access
- master control
- control set
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
The present invention relates to one system with the identical bus-bar for access of several devices and its main controller. The system includes main controller, bus-bar isolator, shared bus-bar, the first device and the second device. The main controller of the system is used to switch the first device and the second device for sharing the identical bus-bar, and decides whether to use the bus-bar isolator to separate the second device from the shared bus-bar based on the first device. The present invention can reduce number of bus-bar and save pins in integrated circuit.
Description
Technical field
The present invention relates to the system of most devices of a kind of bus-bar access, and particularly relevant for a kind of system of most devices of same bus-bar access and master control set wherein of using.
Background technology
Because the continuous progress of Information technology, utilize the volume of the Storage Media that semiconductor technology develops not only more and more littler, and capacity is also increasing, and for example flash memory on the market is an example, and the role of card reader that relatively can the access flash memory card also more becomes important.
There are many multimedia devices all card reader to be incorporated into wherein at present, DVD player for example, digital camera and digital camera ... or the like, for instance, built-in card reader in DVD player, then must in DVD player, increase the pin (PIN) of the integrated circuit relevant (IC) with card reader, DVD player control card reader and the transmission of carrying out data are provided, and the needed pin of card reader is very many, if will be built among the DVD player in the card reader or among other multimedia device, then must increase the cost that IC makes in DVD player and other multimedia device, and the frequency range that these pins had can not be shared by the memory body in DVD player.
This shows that the system of most devices of above-mentioned existing access and master control set wherein still have many defectives, and demand urgently further being improved.Reach the defective of master control set wherein for the system that solves most devices of existing access, relevant manufacturer there's no one who doesn't or isn't seeks solution painstakingly, but do not see always that for a long time suitable design finished by development, this obviously is the problem that the anxious desire of relevant dealer solves.
Because the defective that the system of most devices of above-mentioned existing access and master control set wherein exist, the inventor is based on being engaged in this type of product design manufacturing abundant for many years practical experience and professional knowledge thereof, actively studied innovation, in the hope of founding a kind of novel most systems of installing of the same bus-bar access of use and master control set wherein, can improve the system of most devices of existing access and master control set wherein, make it have more practicality.Through constantly research, design, and after studying sample and improvement repeatedly, create the present invention who has practical value finally.
Summary of the invention
The objective of the invention is to, overcome the defective of system's existence of most devices of existing access, and provide a kind of new structure the systems of most devices of the same bus-bar access of use, technical matters to be solved is to make it can allow most devices can use same bus-bar jointly, and can reduce the number of bus-bar, and then can reach pin (PIN) number of saving integrated circuit, thus be suitable for practicality more, and have the value on the industry.
Another object of the present invention is to, a kind of master control set is provided, technical matters to be solved is to make in its system that can be applied to most devices of the same bus-bar access of above-mentioned use, this system is the right to use that determines this bus-bar by this master control set, that is use this master control set to switch most devices to use same bus-bar, thereby be suitable for practicality more, and have the value on the industry.
The object of the invention to solve the technical problems realizes by the following technical solutions.According to a kind of system that uses most devices of same bus-bar access that the present invention proposes, it comprises: one first device; One second device; One shares bus-bar, is coupled to this first device; One bus-bar isolator is coupled to this shared bus-bar and this second device, in order to this shared bus-bar and this second device done isolation and to be connected either-or; An and master control set, be coupled to this shared bus-bar, when this master control set is desired this first device of access, this bus-bar isolator is isolated to share bus-bar and this second device, when this master control set is desired this second device of access, this bus-bar isolator is connected to share bus-bar and this second device.
The object of the invention to solve the technical problems also can be applied to the following technical measures to achieve further.
The system of most devices of the same bus-bar access of aforesaid use, wherein said master control set comprises: a busbar exchanger is coupled to this shared bus-bar, in order to switch the right to use of this shared bus-bar; An and bus-bar moderator, be coupled to this busbar exchanger, when this master control set is desired this first device of access, this bus-bar moderator is controlled this busbar exchanger, be connected to its inside and the relevant circuit of this first device so that should share bus-bar, when this master control set was desired this second device of access, this bus-bar moderator was controlled this busbar exchanger, was connected to its inside and the relevant circuit of this second device so that should share bus-bar.
The systems of most devices of the same bus-bar access of aforesaid use, wherein when this busbar exchanger switches the right to use of this shared bus-bar, must be through a predetermined interval.
The system of most devices of the same bus-bar access of aforesaid use, wherein said second device is a memory card phase capacitance device.
The systems of most devices of the same bus-bar access of aforesaid use, wherein said memory card phase capacitance device comprises the two arbitrary of a memory card and a card reader.
The system of most devices of the same bus-bar access of aforesaid use, wherein said first device is a memory body.
The object of the invention to solve the technical problems also adopts following technical scheme to realize.A kind of master control sets that use most devices of same bus-bar access according to the present invention's proposition, this master control set is shared bus-bar by one and is connected to one first device, this master control set is connected to one second device by this a shared bus-bar and a bus-bar isolator, this master control set comprises: a busbar exchanger, be coupled to this shared bus-bar, in order to switch the right to use of this shared bus-bar; An and bus-bar moderator, be coupled to this busbar exchanger, when this master control set is desired this first device of access, this bus-bar moderator is controlled this busbar exchanger, be connected to its inside and the relevant circuit of this first device so that should share bus-bar, simultaneously, this bus-bar isolator is isolated to share bus-bar and this second device, when this master control set is desired this second device of access, this bus-bar moderator is controlled this busbar exchanger, is connected to its inside and the relevant circuit of this second device so that should share bus-bar.
The object of the invention to solve the technical problems also can be applied to the following technical measures to achieve further.
The master control set of most devices of the same bus-bar access of aforesaid use, wherein said master control set from finish access this first when installing this second device of beginning access, must be through a predetermined interval, this busbar exchanger could should be shared the bus-bar conversion and used by this second device this first device is employed.
The master control set of most devices of the same bus-bar access of aforesaid use, wherein said second device is a memory card phase capacitance device.
The master control sets of most devices of the same bus-bar access of aforesaid use, wherein said memory card phase capacitance device comprise the two arbitrary of a memory card and a card reader.
The master control set of most devices of the same bus-bar access of aforesaid use, wherein said first device is a memory body.
The object of the invention to solve the technical problems also adopts following technical scheme to realize.According to a kind of system that uses most devices of same bus-bar access that the present invention proposes, it comprises: a memory body; One memory card phase capacitance device; One shares bus-bar, is coupled to this memory body; An and master control set, be coupled to this shared bus-bar, when this master control set is desired this first device of access, this master control set is controlled this shared bus-bar and is connected to its inside and the relevant circuit of this first device, when this master control set was desired this second device of access, this master control set is controlled this should be connected to its inner and relevant circuit of this second device by shared bus-bar.
The object of the invention to solve the technical problems also can be applied to the following technical measures to achieve further.
The systems of most devices of the same bus-bar access of aforesaid use, wherein when this master control set desire access this second when installing, must be through a predetermined interval.
The systems of most devices of the same bus-bar access of aforesaid use, wherein said memory card phase capacitance device comprises the two arbitrary of a memory card and a card reader.
The system of most devices of the same bus-bar access of aforesaid use, wherein said memory body is a read-only memory.
The present invention compared with prior art has tangible advantage and beneficial effect.By above technical scheme as can be known, in order to reach aforementioned goal of the invention, major technique of the present invention thes contents are as follows:
The present invention proposes a kind of system that uses most devices of same bus-bar access, and this system comprises: first device, second installs, shares bus-bar, bus-bar isolator and master control set.Should share bus-bar and be coupled to first device.This bus-bar isolator is coupled to shares the bus-bar and second device, should share bus-bar and this second device in order to isolate or to connect.This master control set is coupled to shared bus-bar, when this master control set is desired access first device, use the bus-bar isolator to isolate and to share the bus-bar and second device, when this master control set is desired this second device of access, use this bus-bar isolator to connect and to share bus-bar and this second device.
From another viewpoint, the present invention also proposes a kind of master control set that uses most devices of same bus-bar access.This master control set comprises: busbar exchanger and bus-bar moderator.This busbar exchanger is coupled to shared bus-bar, in order to switch the right to use of this shared bus-bar.This bus-bar moderator is coupled to this busbar exchanger, when this master control set is desired access first device, this bus-bar moderator is controlled this busbar exchanger, be connected to its inside and the relevant circuit of this first device so that should share bus-bar, when this master control set is desired access second device, this bus-bar moderator is controlled this busbar exchanger, is connected to its inside and the relevant circuit of this second device so that should share bus-bar.
Described according to preferred embodiment of the present invention, wherein when master control set installs beginning access second device from finishing access first, must be through predetermined interval, busbar exchanger could be used the employed shared bus-bar conversion of this first device by this second device.The second above-mentioned device is memory card or card reader.The first above-mentioned device is memory body.
Via as can be known above-mentioned, the invention relates to a kind of system of most devices of same bus-bar access and master control set wherein of using, this system comprises master control set, bus-bar isolator, shared bus-bar, first device and second device.Whether master control set of the present invention switches first device in order to control and uses same bus-bar with second device, and select to use the bus-bar isolator that second device and shared bus-bar are isolated according to first device.The present invention uses same bus-bar to come most devices of access, can reduce the number of bus-bar by this, and can reach the purpose of saving IC bond (PIN) number.
By technique scheme, master control set of the present invention can switch the access of most devices and use same bus-bar, and use the bus-bar isolator to isolate other according to the kind of memory body and install bus-bar therewith, and can avoid other device and the signal of memory body to interfere with each other.Therefore the present invention has the number that can reduce bus-bar, and then reaches the effect of saving integrated circuit PIN number.
In sum, the system of most devices of the same bus-bar access of use of the present invention can allow most devices can use same bus-bar jointly, and can reduce the number of bus-bar, and then can reach pin (PIN) number of saving integrated circuit.Master control set of the present invention determines the right to use of this bus-bar by this master control set, that is uses this master control set to switch most devices using same bus-bar, thereby is suitable for practicality more.It has above-mentioned many advantages and practical value, and in like product, do not see have similar structural design to publish or use and really genus innovation, no matter it all has bigger improvement on the structure of product or function, have large improvement technically, and produced handy and practical effect, and the system of most devices of more existing access and master control set wherein have the multinomial effect of enhancement, thereby be suitable for practicality more, and have the extensive value of industry, really be a new and innovative, progressive, practical new design.
Above-mentioned explanation only is the general introduction of technical solution of the present invention, for can clearer understanding technological means of the present invention, and can be implemented according to the content of instructions, below with preferred embodiment of the present invention and conjunction with figs. describe in detail as after.
Description of drawings
Fig. 1 is a kind of functional block diagram of using the system of most devices of same bus-bar access according to first embodiment of the invention.
Fig. 2 is a kind of calcspar that uses same bus-bar access/memory body and card reader according to second embodiment of the invention.
Fig. 3 is a kind of calcspar that uses the built-in reader system of same bus-bar access ROM and flash memory according to third embodiment of the invention.
Fig. 4 is a kind of calcspar that uses the built-in reader system of same bus-bar access ROM, SDRAM and flash memory according to fourth embodiment of the invention.
Fig. 5 is a kind of calcspar that uses same bus-bar access ROM, SDRAM and card reader according to fifth embodiment of the invention.
Fig. 6 is a kind of calcspar that uses the bus-bar isolator to isolate card reader according to sixth embodiment of the invention.
Fig. 7 is a kind of inside sequential chart that uses the system of most devices of same bus-bar access according to one embodiment of the invention.
100: master control set 102,104: control bus (control bus)
106: busbar exchanger 108: the bus-bar moderator
110: bus-bar isolator control bus 150: share bus-bar
160: the first devices 170: bus-bar isolator
180: the second device 200:DVD players
202: memory controller (Memory Controller Hub) 204: card reader controller
206: memory body control bus 208: the card reader control bus
270,300: card reader 280: memory card
302:ROM control bus 304: flash memory control bus
310: read-only memory (ROM, storer) 320: flash memory
402: synchronous random access memory body (SDRAM) control bus
410：SDRAM
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the systems of most the devices of the same bus-bar access of use that foundation the present invention is proposed and its concrete structure of master control set, feature and effect thereof wherein, describe in detail as after.
Seeing also shown in Figure 1ly, is the functional block diagram of using the systems of most devices of same bus-bar access according to the first embodiment of the present invention a kind of.The system of most devices of the same bus-bar access of the use of preferred embodiment of the present invention, it comprises: first device 160, second installs 180, shares bus-bar 150, bus-bar isolator 170 and master control set 100.Should share bus-bar 150 and be coupled to first device 160.This bus-bar isolator 170 is coupled to shares the bus-bar 150 and second device 180, should share bus-bar 150 and this second device 180 in order to isolate or to connect.Master control set 100 is coupled to shares bus-bar 150, when these master control set 100 desire accesses first install 160, use bus-bar isolator 170 to isolate and to share the bus-bar 150 and second device 180, when this master control set 100 is desired this second device of accesses 180, use this bus-bar isolator 170 to connect and to share bus-bar 150 and this second device 180.
In the above-described embodiments, this master control set 100, it comprises: busbar exchanger 106 and bus-bar moderator 108.This busbar exchanger 106 is coupled to shares bus-bar 150, in order to switch the right to use of this shared bus-bar 150.This bus-bar moderator 108 is coupled to this busbar exchanger 106, when these master control set 100 desire accesses first install 160, these bus-bar moderator 108 these busbar exchangers 106 of control, be connected to it and innerly first installed 160 relevant circuit so that should share bus-bar 150 with this, when this master control set 100 is desired accesses second device 180, this bus-bar moderator 108 these busbar exchangers 106 of control were connected to it and innerly second installed 180 relevant circuit with this so that should share bus-bar 150.
Seeing also shown in Figure 2ly, is a kind of calcspar that uses same bus-bar access/memory body and card reader according to second embodiment of the invention.Please consult Fig. 1 and shown in Figure 2 simultaneously, when first device 160 is memory body 260, then control these memory bodys 260 by memory body control bus 206 by memory controller 202, and when second device 180 is card reader 270, then control this card reader 270 by card reader control bus 208 by card reader controller 204.When DVD player 200 when reading memory body 260, if in the time of need reading the data (data) of memory card 280, bus-bar moderator 108 can switch the right to use of sharing bus-bar 150 by control bus interchanger 106, and memory body 260 employed shared bus-bars 150 switchings originally just use for card reader 270.Wherein when this memory body 260 is synchronous random access memory body (SDRAM), because of the correctness requirement very strictness of SDRAM to signal, carry out the transmission of data as the situation that is in 133MHz as this SDRAM, this moment, DVD player 200 just can be sent signal startup bus-bar isolator 170 by bus-bar isolator control bus 110, after this bus-bar isolator 170 starts, just card reader 270 and shared bus-bar 150 can be isolated, interfere with SDRAM with the signal of avoiding card reader 270.And if when memory body 260 was general ROM, then DVD player 200 can be sent signal by bus-bar isolator control bus 110 and close bus-bar isolator 170, so that card reader 270 can be connected with shared bus-bar.
Seeing also shown in Figure 3ly, is a kind of calcspar that uses the built-in reader system of same bus-bar access ROM and flash memory according to third embodiment of the invention.In this embodiment, DVD player 200 built-in card reader 300, when DVD player 200 is desired the stored data of access ROM310, this DVD player 200 is by read-only memory (storer) control bus 302 control ROM220, and read the stored data of ROM310, and return DVD player 200 via shared bus-bar 150 data transmissions via shared bus-bar 150.When DVD player 200 is desired the stored data of access flash memory card 320, this DVD player 200 is by flash memory control bus 304 control flash memories 320, sharing bus-bar 150 this moment must be through predetermined interval, the right to use that could will share bus-bar 150 is converted to flash memory 320 by ROM310, that is through predetermined interval, flash memory 3200 can use shares bus-bar 150 beginning data transmissions.
Seeing also shown in Figure 4ly, is a kind of calcspar that uses the built-in reader system of same bus-bar access ROM, SDRAM and flash memory according to fourth embodiment of the invention.What present embodiment was different with the foregoing description is that present embodiment increases SDRAM410 newly, uses shared bus-bar 150 to read SDRAM410, ROM310 and access flash memory card 320 respectively in this DVD player 200.At this of particular note, the same time can only have a device to use shared bus-bar 360, that is after DVD player 200 reads the stored data of ROM310, before the data of utilizing these shared bus-bar 360 access SDRAM410, must could use and to share bus-bar 150 data transmissions through after the predetermined interval.And because SDRAM410 is very strict to the requirement of signal, the signal of flash memory 320 just can be easy to disturb the signal of SDRAM410 at this moment, then DVD player 200 can be sent signal by bus-bar control bus 110 and starts bus-bar isolator 170 flash memory 320 and shared bus-bar 150 are isolated, to avoid the phase mutual interference of signal.
In the above-described embodiments, the purpose of using bus-bar isolator 170 is to avoid the signal of flash memory 320 to interfere with the signal of SDRAM410, cause the data mistake of SDRAM410, if but when use sharing bus-bar 150 by ROM310, because of ROM310 requires not stricter to signal quality, bus-bar isolator 170 is turned off at this moment, that is read after the data of SDRAM410, when will read flash memory 350 data, then bus-bar isolator 170 can be sent signal by bus-bar isolator control bus 110 by DVD player 200 and closes, and flash memory 320 can be used share bus-bar 150 data transmissions.
Seeing also shown in Figure 5ly, is a kind of calcspar that uses same bus-bar access ROM, SDRAM and card reader according to fifth embodiment of the invention.DVD player 200 in the present embodiment is that external card reader 270 is to read flash memory 320, in the present embodiment, DVD player can utilize SDRAM control bus 402, ROM control bus 302 and card reader control bus 208 to control SDRAM410, ROM310 and card reader 270 respectively, to use same shared bus-bar 150 to carry out the transmission of data, the but same time can only be transmitted the data of a device, that is can not transmit the data of SDRAM410, ROM310 and flash memory 320 simultaneously.And when switching the right to use of sharing bus-bar 150, for example use shared bus-bar 150 to switch by SDRAM410 originally and should share bus-bar 150 by the ROM310 use, or switch to use by ROM310 and share bus-bar 150 by flash memory 320, all must could begin data transmission through preset time at interval.
Seeing also shown in Figure 6ly, is to use the bus-bar isolator to isolate the calcspar of card reader according to sixth embodiment of the invention a kind of.In the present embodiment, DVD player 200 starts bus-bar isolators 170 by bus-bar isolator 110 isolates card reader 270 and shared bus-bar 150, avoids the signal of card reader 270 to interfere with the signal of SDRAM410.
Seeing also shown in Figure 7ly, is the inside sequential chart that uses the systems of most devices of same bus-bar access according to one embodiment of the invention a kind of.Please consult Fig. 1 and shown in Figure 7 simultaneously, master control set 100 of the present invention installed 180 o'clock to beginning access second from finishing access first device 160, must be through predetermined interval, busbar exchanger 106 could be with 160 employed shared bus-bar 150 conversions of first device by 180 uses of second device, for instance, first device 160 is that the SDRAM and second device 180 are card reader, when the right to use of the shared bus-bar 150 of SDRAM switching is given card reader, at first bus-bar moderator 108 can receive card reader earlier and require signal, after waiting until that then receiving SDRAM finishes signal, bus-bar moderator 108 control bus interchangers 106, make SDRAM begin to discharge to sharing the right to use of bus-bar 150, and receive that from SDRAM SDRAM finishes signal, then must be through a schedule time, SDRAM could stop using this shared bus-bar 150 fully, simultaneously at this section in the schedule time, card reader requires signal then constantly to send and requires to use this shared bus-bar, but within during this period of time, because the effect of high impedance (HI-Z), bus-bar moderator 108 is also ignored this card reader requirement signal, and after this schedule time of process, when just SDRAM stops using this shared bus-bar 150 fully, bus-bar moderator 108 control bus interchangers 106, make card reader begin to prepare to use to share bus-bar 150, and through after another schedule time, card reader receives the card reader that bus-bar moderator 108 sent and grants signal, and card reader just can be brought into use this shared bus-bar 150.
The above, it only is preferred embodiment of the present invention, be not that the present invention is done any pro forma restriction, any those skilled in the art may utilize the technology contents of above-mentioned announcement to be changed or be modified to the equivalent embodiment of equivalent variations, but every technical solution of the present invention content that do not break away from,, all still belong in the scope of technical solution of the present invention any simple modification, equivalent variations and modification that above embodiment did according to technical spirit of the present invention.
Claims (15)
1, a kind of system that uses most devices of same bus-bar access is characterized in that it comprises:
One first device;
One second device;
One shares bus-bar, is coupled to this first device;
One bus-bar isolator is coupled to this shared bus-bar and this second device, in order to this shared bus-bar and this second device done isolation and to be connected either-or; And
One master control set, be coupled to this shared bus-bar, when this master control set is desired this first device of access, this bus-bar isolator is isolated to share bus-bar and this second device, when this master control set is desired this second device of access, this bus-bar isolator is connected to share bus-bar and this second device.
2, the system of most devices of the same bus-bar access of use according to claim 1 is characterized in that wherein said master control set comprises:
One busbar exchanger is coupled to this shared bus-bar, in order to switch the right to use of this shared bus-bar; And
One bus-bar moderator, be coupled to this busbar exchanger, when this master control set is desired this first device of access, this bus-bar moderator is controlled this busbar exchanger, be connected to its inside and the relevant circuit of this first device so that should share bus-bar, when this master control set was desired this second device of access, this bus-bar moderator was controlled this busbar exchanger, was connected to its inside and the relevant circuit of this second device so that should share bus-bar.
3, the systems of most devices of the same bus-bar access of use according to claim 2 is characterized in that wherein when this busbar exchanger switches the right to use of this shared bus-bar, must be through a predetermined interval.
4, the system of most devices of the same bus-bar access of use according to claim 1 is characterized in that wherein said second device is a memory card phase capacitance device.
5, the systems of most devices of the same bus-bar access of use according to claim 4 is characterized in that wherein said memory card phase capacitance device comprises the two arbitrary of a memory card and a card reader.
6, the system of most devices of the same bus-bar access of use according to claim 1 is characterized in that wherein said first device is a memory body.
7, a kind of master control set that uses most devices of same bus-bar access, it is characterized in that this master control set is connected to one first device by a shared bus-bar, this master control set is connected to one second device by this a shared bus-bar and a bus-bar isolator, and this master control set comprises:
One busbar exchanger is coupled to this shared bus-bar, in order to switch the right to use of this shared bus-bar; And
One bus-bar moderator, be coupled to this busbar exchanger, when this master control set is desired this first device of access, this bus-bar moderator is controlled this busbar exchanger, be connected to its inside and the relevant circuit of this first device so that should share bus-bar, simultaneously, this bus-bar isolator is isolated to share bus-bar and this second device, when this master control set is desired this second device of access, this bus-bar moderator is controlled this busbar exchanger, is connected to its inside and the relevant circuit of this second device so that should share bus-bar.
8, the master control set of most devices of the same bus-bar access of use according to claim 7, it is characterized in that wherein said master control set from finish access this first when installing this second device of beginning access, must be through a predetermined interval, this busbar exchanger could should be shared the bus-bar conversion and used by this second device this first device is employed.
9, the master control set of most devices of the same bus-bar access of use according to claim 7 is characterized in that wherein said second device is a memory card phase capacitance device.
10, the master control sets of most devices of the same bus-bar access of use according to claim 7 is characterized in that wherein said memory card phase capacitance device comprises the two arbitrary of a memory card and a card reader.
11, the master control set of most devices of the same bus-bar access of use according to claim 7 is characterized in that wherein said first device is a memory body.
12, a kind of system that uses most devices of same bus-bar access is characterized in that it comprises:
One memory body;
One memory card phase capacitance device;
One shares bus-bar, is coupled to this memory body; And
One master control set, be coupled to this shared bus-bar, when this master control set is desired this first device of access, this master control set is controlled this shared bus-bar and is connected to its inside and the relevant circuit of this first device, when this master control set was desired this second device of access, this master control set was controlled this shared bus-bar and is connected to its inside and the relevant circuit of this second device.
13, the systems of most devices of the same bus-bar access of use according to claim 12, it is characterized in that wherein when this master control set desire access this second when installing, must be through a predetermined interval.
14, the systems of most devices of the same bus-bar access of use according to claim 12, it is characterized in that wherein said memory card phase capacitance device comprise a memory card and a card reader the two times
15, the system of most devices of the same bus-bar access of use according to claim 12 is characterized in that wherein said memory body is a read-only memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101152925A CN1327365C (en) | 2003-11-27 | 2003-11-27 | System for accessing a plurality of devices using the same busbar and master control device therein |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101152925A CN1327365C (en) | 2003-11-27 | 2003-11-27 | System for accessing a plurality of devices using the same busbar and master control device therein |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1622115A true CN1622115A (en) | 2005-06-01 |
| CN1327365C CN1327365C (en) | 2007-07-18 |
Family
ID=34760379
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2003101152925A Expired - Fee Related CN1327365C (en) | 2003-11-27 | 2003-11-27 | System for accessing a plurality of devices using the same busbar and master control device therein |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1327365C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100583072C (en) * | 2006-10-13 | 2010-01-20 | 鸿富锦精密工业（深圳）有限公司 | Controller, address control method and bus data-transmission system using the same |
| CN109889058A (en) * | 2019-02-28 | 2019-06-14 | 中国第一汽车股份有限公司 | A kind of new energy vehicle inverter stream busbar |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5870573A (en) * | 1996-10-18 | 1999-02-09 | Hewlett-Packard Company | Transistor switch used to isolate bus devices and/or translate bus voltage levels |
| CN1228720C (en) * | 2002-04-24 | 2005-11-23 | 友讯科技股份有限公司 | Method and circuit for using PC card bus bar in electronic equipment with PCI standard bus bar |
| CN1212558C (en) * | 2002-04-27 | 2005-07-27 | 万国电脑股份有限公司 | Double-interface SD memory card |
-
2003
- 2003-11-27 CN CNB2003101152925A patent/CN1327365C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100583072C (en) * | 2006-10-13 | 2010-01-20 | 鸿富锦精密工业（深圳）有限公司 | Controller, address control method and bus data-transmission system using the same |
| CN109889058A (en) * | 2019-02-28 | 2019-06-14 | 中国第一汽车股份有限公司 | A kind of new energy vehicle inverter stream busbar |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1327365C (en) | 2007-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20100005238A1 (en) | Multi-serial interface stacked-die memory architecture | |
| CN1690996A (en) | Bus system and method thereof | |
| JP2014238908A (en) | Switched interface stacked-die memory architecture | |
| CN101055767A (en) | Test operation of multi-port memory device | |
| EP1709543A2 (en) | A multiple address two channel bus structure | |
| CN1113365C (en) | Two port memory for simultaneously inputting and outputting data | |
| CN101038574A (en) | Bus arbitration device | |
| US8230138B2 (en) | Memory control device, data processor, and data read method | |
| TWI470437B (en) | Apparatus and method for capturing serial input data | |
| EP1695223A2 (en) | Tracking progress of data streamer | |
| CN1622115A (en) | System for accessing a plurality of devices using the same busbar and master control device therein | |
| CN101046788A (en) | Bus arbitration method | |
| US20220012196A1 (en) | Layered ready status reporting structure | |
| CN105468539A (en) | Method for realizing write operations of hybrid memory | |
| CN1542766A (en) | CD control chip having common storage access assembly and storage access method thereof | |
| CN105825880B (en) | Access control method, device and circuit for DDR controller | |
| CN1133174C (en) | Semiconductor memory device and method of burn-in testing | |
| CN1637716A (en) | Embedded micro computer unit (MCU) using a memory emulation module and a method of testing the same | |
| CN102541797B (en) | Realizing method and system supporting multiple main machine interfaces | |
| TWI747660B (en) | Method and apparatus and computer program product for reading data from multiple flash dies | |
| US8909831B2 (en) | Logic device | |
| US8301816B2 (en) | Memory access controller, system, and method | |
| CN1744064A (en) | Multifunctional generalserial bus wireless bridge device and system device | |
| CN101038573A (en) | Bus arbitration method | |
| CN109726149B (en) | Method and device for accessing NAND FLASH through AXI bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070718 Termination date: 20151127 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |