CN1479209A - Method of maintaining stored information by synchronous dynamic random access memory - Google Patents
Method of maintaining stored information by synchronous dynamic random access memory Download PDFInfo
- Publication number
- CN1479209A CN1479209A CNA03146159XA CN03146159A CN1479209A CN 1479209 A CN1479209 A CN 1479209A CN A03146159X A CNA03146159X A CN A03146159XA CN 03146159 A CN03146159 A CN 03146159A CN 1479209 A CN1479209 A CN 1479209A
- Authority
- CN
- China
- Prior art keywords
- sdram
- cpu
- random access
- dynamic random
- access memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
A piece of memory space in SDRAM is partitioned as an information record area. Information needed to keep is stored in the area. The corresponding program segment of BIOS is rewritten so as to not to carry out writing operation for the said information record area. Quantity of code executed at the time period between CPU reset and memory interface of CPU being reconfigured is controlled so that the time for running the code is not larger than retention time of SDRAM transient state. The invention uses retention feature of transient state to hold data when SDRAM is powered and not refreshed. Thus, useful information can be reserved without adding hardware. The invention can widely be used in communication technique area.
Description
Technical field:
The present invention relates to network communication field, relate in particular to the maintenance method of Synchronous Dynamic Random Access Memory in a kind of data networking equipment (SDRAM) stored information.
Background technology:
At present, in the data networking equipment general with SDRAM as internal memory, SDRAM use and management only limits in system's operational process, after system restarted, the data content of the middle preservation of SDRAM was lost, system is again to the SDRAM initialization.
In SDRAM, can store some Useful Informations, as system information.For preventing to restart back the losing of this part SDRAM canned data in system, the static RAM (SRAM) that can increase by a constant volume in system realizes, still increases the cost that SRAM must cause increasing the complicacy and the system of hardware design.
Chinese patent application " keep the data storing method and the relevant apparatus of dynamic RAM " (application number 02148038.9) disclose a kind of after power down the maintenance method to storage data in the dynamic RAM (DRAM), but this method can't be applied to the not maintenance of the SDRAM storage data of the system's restarting process under the power-down conditions in system.And this method also needs The Hardware Design, has increased the complicacy and the hardware cost of system equally.
Summary of the invention:
The object of the present invention is to provide a kind of hardware design, with low cost that do not need, in the system's restarting process under the power-down conditions not, keep the method for canned data among the SDRAM.
The method of maintenance Synchronous Dynamic Random Access Memory canned data of the present invention, its step comprises:
1, in SDRAM, divides a storage space as interblock;
2, will need the information stores that keeps in above-mentioned interblock;
3, rewrite the corresponding program section of BIOS, make it not carry out write operation above-mentioned interblock;
4, be controlled at memory interface that CPU is reset to CPU be configured again between the size of code of operation, make code be not more than the transient state retention time of SDRAM working time.
Between being configured again, the memory interface that is reset to CPU in order to ensure CPU is not more than the transient state retention time of SDRAM working time, between the memory interface that CPU is reset to CPU is configured again, only move the CPU setup code, other code settings are moved after the memory interface initialization.
The described information that needs to keep is generally system data information.
The transient state retention time of SDRAM is not more than 10 milliseconds.
The used storer of data networking equipment has SDRAM and FLASH (flash memory) usually.SDRAM is as the program and the data-carrier store of system's run duration, and FLASH is used for the data that storage system program image and ask for something power down are not lost.
SDRAM needs periodic refreshing, and refreshing usually of SDRAM finished by the memory interface of processor (CPU), and memory interface needs to be configured after powering on, and refreshes so that SDRAM can correctly be timed.After device reset, CPU and memory interface thereof also have been reset.Therefore, before the memory interface that is reset to CPU from CPU is configured again during this period of time in, SDRAM is not refreshed.Find that by reality test SDRAM has the transient state retention performance, promptly before the memory interface that is reset to CPU from CPU is configured again during this period of time within the specific limits the time, the content of SDRAM preservation can not lost.The transient state retention performance of SDRAM can be by testing authentication, test process is: the CPU memory interface stopped SDRAM being refreshed before this, then at short notice, as beginning again to refresh in the 10ms (millisecond), then the data to front and back compare, test is 10000 times like this, and 10 equipment are tested, and the result shows that each data all do not lose.
The boot of data networking equipment (BIOS) will detect SDRAM in restarting process, may destroy the data that are kept among the SDRAM like this.The present invention makes BIOS not do detection to keeping as that section memory block of abnormal information record by rewriting bios program.
Usually, between being initialised from the cpu reset to the memory interface, necessary code is the simple initialization of each register of CPU self, and the used time, other code was all realized after the initialization memory interface much smaller than the transient state retention time of SDRAM.If CPU reset to again memory interface be initialised between size of code too much, should only keep the code of necessary CPU initialization self, after remaining moves on to the memory interface initialization, be not more than the transient state retention time of SDRAM to guarantee the time.
The present invention is by dividing a storage space as the system data interblock in SDRAM, those data recording that require system to restart still not lose in this piece memory block.Rewrite bios program, make that recording areas is not destroyed by bios program in the restarting process, make SDRAM write down various data messages by recording areas at system's run duration, and system when power-down rebooting takes place not data do not lose.
The present invention has special meaning, as the log in the data network equipment (record) information, to issue the far-end network management system, but when abnormal problem appears in equipment, log information generally can't be dealt into webmaster, can utilize the inventive method that log information is recorded among the SDRAM this moment, read out after system restarts and send to network management system again, be beneficial to diagnosis like this plant issue.
This method has utilized SDRAM under the situation of not cutting off the power supply, and under the situation about not being refreshed in very little a period of time, still can keep data not lose this characteristic, only needs software alteration, does not increase The Hardware Design complicacy and hardware cost.
Embodiment:
In the SDRAM of data networking equipment, divide the 1M space as interblock.Update routine does not carry out write operation to this interval in the BIOS the inside, some information when system is moved write in this district in real time, after system's generation abnormal restarting, read the information in this blocks of data district and analyze or send to webmaster, in time make diagnosis, protect the normal operation continuously of maintenance system.
Claims (4)
1, a kind of method that keeps the Synchronous Dynamic Random Access Memory canned data, its step comprises:
1) in SDRAM, divides a storage space as interblock;
2) will need the information stores that keeps in above-mentioned interblock;
3) the corresponding program section of replacement system bios program makes it not carry out write operation to above-mentioned interblock;
4) need the code quantity that moves between the control CPU memory interface that is reset to CPU is configured again, make this section be not more than the transient state retention time of SDRAM working time.
2, the method for maintenance Synchronous Dynamic Random Access Memory canned data as claimed in claim 1, it is characterized in that between the memory interface that CPU is reset to CPU is configured again, only moving the CPU setup code, other code settings are moved after the memory interface initialization.
3, the method for maintenance Synchronous Dynamic Random Access Memory canned data as claimed in claim 1 is characterized in that the information that described needs keep is system data information.
4, the method for maintenance Synchronous Dynamic Random Access Memory canned data as claimed in claim 1 is characterized in that the transient state retention time of described SDRAM is not more than 10 milliseconds.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA03146159XA CN1479209A (en) | 2003-07-25 | 2003-07-25 | Method of maintaining stored information by synchronous dynamic random access memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA03146159XA CN1479209A (en) | 2003-07-25 | 2003-07-25 | Method of maintaining stored information by synchronous dynamic random access memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1479209A true CN1479209A (en) | 2004-03-03 |
Family
ID=34155994
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA03146159XA Pending CN1479209A (en) | 2003-07-25 | 2003-07-25 | Method of maintaining stored information by synchronous dynamic random access memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1479209A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1327311C (en) * | 2004-06-18 | 2007-07-18 | 乐金电子(中国)研究开发中心有限公司 | Self-refreshing electricity consumption method of saving SDRAM through spare data |
| CN100437532C (en) * | 2004-12-30 | 2008-11-26 | 英业达股份有限公司 | Control method for accessing dynamic random access memory |
| CN101059775B (en) * | 2006-04-19 | 2010-07-14 | 深圳市朗科科技股份有限公司 | Method for reducing portable apparatus power consumption |
| CN101263559B (en) * | 2005-09-13 | 2012-05-30 | 海力士半导体有限公司 | Semiconductor memory with reset function |
| CN107894932A (en) * | 2016-09-29 | 2018-04-10 | 厦门雅迅网络股份有限公司 | The method and its system of data consistency before and after holding system reboot |
-
2003
- 2003-07-25 CN CNA03146159XA patent/CN1479209A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1327311C (en) * | 2004-06-18 | 2007-07-18 | 乐金电子(中国)研究开发中心有限公司 | Self-refreshing electricity consumption method of saving SDRAM through spare data |
| CN100437532C (en) * | 2004-12-30 | 2008-11-26 | 英业达股份有限公司 | Control method for accessing dynamic random access memory |
| CN101263559B (en) * | 2005-09-13 | 2012-05-30 | 海力士半导体有限公司 | Semiconductor memory with reset function |
| CN101059775B (en) * | 2006-04-19 | 2010-07-14 | 深圳市朗科科技股份有限公司 | Method for reducing portable apparatus power consumption |
| CN107894932A (en) * | 2016-09-29 | 2018-04-10 | 厦门雅迅网络股份有限公司 | The method and its system of data consistency before and after holding system reboot |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6275895B1 (en) | Memory refreshing system | |
| US7130962B2 (en) | Writing cache lines on a disk drive | |
| US6732241B2 (en) | Technique for migrating data between storage devices for reduced power consumption | |
| US7013397B2 (en) | Management of data before zero volt suspend in computer power management | |
| US5524248A (en) | Random access memory power management system | |
| US20080043562A1 (en) | Power Management of Memory via Wake/Sleep Cycles | |
| ATE431590T1 (en) | METHOD FOR DYNAMIC SETTING A STORAGE PAGE CLOSING STRATEGY | |
| JP2014197446A (en) | System and method to reduce dynamic ram power consumption via use of valid data indicators | |
| CN104798060A (en) | Runtime backup of data in a memory module | |
| CN101963891A (en) | Method and device for data storage and processing, solid-state drive system and data processing system | |
| JP2007527592A (en) | Method and apparatus for partial refresh of DRAM | |
| WO2013165385A1 (en) | Preventing a hybrid memory module from being mapped | |
| US20180150219A1 (en) | Data accessing system, data accessing apparatus and method for accessing data | |
| US7558911B2 (en) | Maintaining disk cache coherency in multiple operating system environment | |
| US20060047493A1 (en) | Memory management to enable memory deep power down mode in general computing systems | |
| CN1479209A (en) | Method of maintaining stored information by synchronous dynamic random access memory | |
| CN100484047C (en) | Data cache system and method | |
| CN111880636B (en) | Power-off protection method and related device for storage array | |
| CN109597773A (en) | A kind of SSD and its method for power fail safeguard of data, system, device | |
| US8521988B2 (en) | Control system and control method of virtual memory | |
| CN114328548B (en) | Dual-storage-pool data elimination speed control method, system, terminal and storage medium | |
| CN105718357B (en) | A kind of method of internal memory monitoring | |
| US10496303B2 (en) | Method for reducing power consumption memory, and computer device | |
| US8068373B1 (en) | Power management of memory via wake/sleep cycles | |
| CN111026681A (en) | Caching method, caching system and caching medium based on Ceph |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |