CN1473294A - 硬件环路 - Google Patents
硬件环路 Download PDFInfo
- Publication number
- CN1473294A CN1473294A CNA018183999A CN01818399A CN1473294A CN 1473294 A CN1473294 A CN 1473294A CN A018183999 A CNA018183999 A CN A018183999A CN 01818399 A CN01818399 A CN 01818399A CN 1473294 A CN1473294 A CN 1473294A
- Authority
- CN
- China
- Prior art keywords
- register
- loop
- prediction
- instruction
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 67
- 238000001514 detection method Methods 0.000 claims description 3
- 230000003068 static effect Effects 0.000 claims description 2
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims 2
- 238000012545 processing Methods 0.000 abstract description 9
- 230000008569 process Effects 0.000 description 30
- 238000010586 diagram Methods 0.000 description 28
- 230000013011 mating Effects 0.000 description 15
- 238000012546 transfer Methods 0.000 description 13
- 230000003247 decreasing effect Effects 0.000 description 10
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 230000007423 decrease Effects 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000003139 buffering effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000008570 general process Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000001915 proofreading effect Effects 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (45)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/705,070 | 2000-11-02 | ||
US09/705,070 US6766444B1 (en) | 2000-11-02 | 2000-11-02 | Hardware loops |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1473294A true CN1473294A (zh) | 2004-02-04 |
CN100380316C CN100380316C (zh) | 2008-04-09 |
Family
ID=24831911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018183999A Expired - Fee Related CN100380316C (zh) | 2000-11-02 | 2001-10-31 | 硬件环路 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6766444B1 (zh) |
JP (1) | JP3739357B2 (zh) |
KR (1) | KR100536018B1 (zh) |
CN (1) | CN100380316C (zh) |
TW (1) | TWI227854B (zh) |
WO (1) | WO2002037270A2 (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002149402A (ja) * | 2000-11-14 | 2002-05-24 | Pacific Design Kk | データ処理装置およびその制御方法 |
US7065636B2 (en) | 2000-12-20 | 2006-06-20 | Intel Corporation | Hardware loops and pipeline system using advanced generation of loop parameters |
US20050102659A1 (en) * | 2003-11-06 | 2005-05-12 | Singh Ravi P. | Methods and apparatus for setting up hardware loops in a deeply pipelined processor |
US7272704B1 (en) * | 2004-05-13 | 2007-09-18 | Verisilicon Holdings (Cayman Islands) Co. Ltd. | Hardware looping mechanism and method for efficient execution of discontinuity instructions |
EP1826667A4 (en) * | 2004-11-25 | 2008-07-23 | Matsushita Electric Ind Co Ltd | INSTRUCTION PROVIDING DEVICE |
US9772851B2 (en) * | 2007-10-25 | 2017-09-26 | International Business Machines Corporation | Retrieving instructions of a single branch, backwards short loop from a local loop buffer or virtual loop buffer |
US9052910B2 (en) * | 2007-10-25 | 2015-06-09 | International Business Machines Corporation | Efficiency of short loop instruction fetch |
US8266414B2 (en) | 2008-08-19 | 2012-09-11 | Freescale Semiconductor, Inc. | Method for executing an instruction loop and a device having instruction loop execution capabilities |
JPWO2013069551A1 (ja) | 2011-11-09 | 2015-04-02 | 日本電気株式会社 | デジタル信号プロセッサ、プログラム制御方法、および制御プログラム |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US530355A (en) * | 1894-12-04 | Neck-ybke attachment | ||
US5303355A (en) | 1991-03-27 | 1994-04-12 | Motorola, Inc. | Pipelined data processor which conditionally executes a predetermined looping instruction in hardware |
US5421020A (en) | 1993-01-08 | 1995-05-30 | International Business Machines Corporation | Counter register implementation for speculative execution of branch on count instructions |
US6116768A (en) | 1993-11-30 | 2000-09-12 | Texas Instruments Incorporated | Three input arithmetic logic unit with barrel rotator |
US6058473A (en) * | 1993-11-30 | 2000-05-02 | Texas Instruments Incorporated | Memory store from a register pair conditional upon a selected status bit |
US5724565A (en) * | 1995-02-03 | 1998-03-03 | International Business Machines Corporation | Method and system for processing first and second sets of instructions by first and second types of processing systems |
US5943494A (en) | 1995-06-07 | 1999-08-24 | International Business Machines Corporation | Method and system for processing multiple branch instructions that write to count and link registers |
US5710913A (en) * | 1995-12-29 | 1998-01-20 | Atmel Corporation | Method and apparatus for executing nested loops in a digital signal processor |
US6571385B1 (en) * | 1999-03-22 | 2003-05-27 | Intel Corporation | Early exit transformations for software pipelining |
US6598155B1 (en) * | 2000-01-31 | 2003-07-22 | Intel Corporation | Method and apparatus for loop buffering digital signal processing instructions |
-
2000
- 2000-11-02 US US09/705,070 patent/US6766444B1/en not_active Expired - Lifetime
-
2001
- 2001-10-31 CN CNB018183999A patent/CN100380316C/zh not_active Expired - Fee Related
- 2001-10-31 WO PCT/US2001/046063 patent/WO2002037270A2/en active IP Right Grant
- 2001-10-31 KR KR10-2003-7005950A patent/KR100536018B1/ko active IP Right Grant
- 2001-10-31 JP JP2002539954A patent/JP3739357B2/ja not_active Expired - Lifetime
- 2001-11-01 TW TW090127157A patent/TWI227854B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100536018B1 (ko) | 2005-12-14 |
WO2002037270A3 (en) | 2003-04-17 |
CN100380316C (zh) | 2008-04-09 |
JP2004513426A (ja) | 2004-04-30 |
WO2002037270A2 (en) | 2002-05-10 |
KR20030081324A (ko) | 2003-10-17 |
US6766444B1 (en) | 2004-07-20 |
JP3739357B2 (ja) | 2006-01-25 |
TWI227854B (en) | 2005-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1221892C (zh) | 流水线微处理器的循环高速缓冲存储器及高速缓存控制器 | |
CN1308826C (zh) | 用于smt处理器上的cpi调度的系统和方法 | |
CN1038160C (zh) | 多处理器数据存储器共享 | |
CN1308825C (zh) | 用于在smt处理器中进行cpi负载平衡的系统和方法 | |
KR101334863B1 (ko) | 루프 제어 시스템 및 방법 | |
CN1222868C (zh) | 多线程流水线指令解码器的方法和设备 | |
JP2004252937A (ja) | アプリケーション実行のエネルギーを重視したスケジューリング | |
CN101034345A (zh) | 流处理器中数据流、指令流的控制方法 | |
CN1222985A (zh) | 在多级流水线结构中处理条件跳转的方法 | |
CN1300006A (zh) | 利用从分支预测得出的未来分支路径信息进行预取 | |
CN1641614A (zh) | 处理器系统,dma控制电路,dma控制方法,dma控制器用控制方法,图形处理方法和图形处理电路 | |
CN1763731A (zh) | 高速缓冲存储器系统 | |
CN1473294A (zh) | 硬件环路 | |
CN1419191A (zh) | 中间代码执行系统、中间代码执行方法与执行中间代码的计算机程序产品 | |
CN1766834A (zh) | 双算术逻辑单元精简指令集8位微控制器 | |
CN1825276A (zh) | 多线程管道中的可编程延迟分派 | |
CN1828541A (zh) | Java操作系统中定时任务的实现方法 | |
CN1542609A (zh) | 处理器及处理管线中例外反应的装置与方法 | |
CN1200342C (zh) | 指令变换装置和变换方法 | |
CN1275142C (zh) | 用于执行硬件环路的方法、装置和系统 | |
CN1308815C (zh) | 多周期指令 | |
CN1149472C (zh) | 更名装置及处理器 | |
CN1471667A (zh) | 硬件环路 | |
CN1257450C (zh) | 节省资源的硬件环路 | |
CN1960194A (zh) | 排序装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081226 Address after: Massachusetts, USA Patentee after: ANALOG DEVICES, Inc. Address before: California, USA Co-patentee before: ANALOG DEVICES, Inc. Patentee before: INTEL Corp. |
|
ASS | Succession or assignment of patent right |
Owner name: ANALOG DEVICES, INC. Free format text: FORMER OWNER: INTEL CORP Effective date: 20081226 |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080409 Termination date: 20201031 |