CN1409187A - Mainboard with spare key unit and method for activating said spare key unit - Google Patents
Mainboard with spare key unit and method for activating said spare key unit Download PDFInfo
- Publication number
- CN1409187A CN1409187A CN 01135385 CN01135385A CN1409187A CN 1409187 A CN1409187 A CN 1409187A CN 01135385 CN01135385 CN 01135385 CN 01135385 A CN01135385 A CN 01135385A CN 1409187 A CN1409187 A CN 1409187A
- Authority
- CN
- China
- Prior art keywords
- spare
- core unit
- spare core
- unit
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Stored Programmes (AREA)
Abstract
A host plate with spare kernel unit and an exciting method for the spare kernel unit includes at least one main kernel unit which can excite the computer and can be used as an operation kernel for the computer sufficiently, and at least one set of spare kernel unit being the same as the main kernel unit so that the spare kernel unit can be excited by specially using a detecting unit to replace the main kernel unit for the compute excitation and operation when the computer is in fault of excitation and operation in order to let the operator continuously carry on the unfinished work for avoiding unnecessary loss and inteference as well as the device and method can ensure to start the computer smoothly.
Description
Technical field
The present invention relates to a kind of method that has the motherboard of spare core unit and activate this spare core unit.
Background technology
Progress along with science and technology, the using of computing machine more seen and generally formed to people in work and indispensable electric product in life, especially after network is widely accepted and is utilized, people are like never before deep especially to the dependence of computing machine, also Just because of this, in case take place when machine and after can't starting shooting again, the influence that it caused often far surpasses miscellaneous equipment, especially works as computing machine and is bearing in the important work when computing machine.
When computing machine takes place when machine,, still, the situation that can't start shooting because of when machine is arranged also though most situation can solve by starting shooting again.Virus CIH period of wreaking havoc formerly, owing to virus CIH can make the entanglement of computer booting program cause and can't start shooting by direct destruction BIOS, this situation also can't solve to start shooting again, in addition, lose for some reason or chipset damages even CPU when damaging when the COMS data, all will cause computing machine under the still normal situation of power supply unit, still can't start shooting, when the user faces this situation, unique solution is sent computing machine exactly and is repaiied.And owing to causing that the reason that can't start shooting might not, usually need to check one by one by the technician, and then repaired or changed at the part of damaging, even directly change whole computer main frame panel again, for the user also is need procrastinate just can fetch in many days to send the computing machine of repairing, this situation is relying at present under the dark environment of computing machine day, often people are caused many puzzlements, especially handling in the important work people, this awkward situation that can't start shooting more may cause heavy losses and make us feeling deeply puzzlement.Therefore, how to provide a kind of can guarantee the computing machine method and the device thereof of start smoothly, show ardent hope for relevant popular institute.
Summary of the invention
Purpose of the present invention is exactly for a kind of can guarantee the computing machine method and the device thereof of start smoothly are provided.
As a rule, the reason that computing machine still can't be started shooting under the normal situation of power supply unit, mostly be because the core cell on the motherboard causes, easy speech, constitute in cpu chip, system chipset, I/O chip, Installed System Memory and the BIOS chip of core cell, as long as some goes wrong, promptly can cause the result that can't start shooting, therefore, when computing machine can't be started shooting, mean that usually wherein partial chip may need to change or need be substituted.
In order to solve the problem that to start shooting than popularity ground, when releasing a kind of new computer main frame panel, it should all be taken into account all members that constitute core cell in design, therefore, the situation that computing machine can't be started shooting is reduced to minimum mode, by research, set up the spare core unit and activate and the core that operates as computing machine to take over former core unit constantly in necessity.Specifically, the present invention is achieved in that provides a kind of new computer main frame panel and active mode thereof, it mainly comprises by cpu chip (central processing unit), system chipset, I/O chip (input/output device), Installed System Memory, and the main core cell that constituted of BIOS chip, be same as the spare core unit of this main core cell, and one the detecting control module, and it judges the state of the affiliated specific hardware of main core cell earlier, whether activate computing machine according to judged result decision then and as the core of computer operating with standby core cell, particularly, when computing machine can't activate and operate with main core cell, promptly send signal to activate the spare core unit by the detecting control module, and the I/O chip of the spare core of activation simultaneously unit is controlled by the spare core unit with the I/O device switching that main core cell is controlled, make described spare core unit in time to replace main core cell by this and be that computing machine activates the core with running, continue to finish the work for the user, to avoid unnecessary loss and puzzlement.
The invention will be further described below in conjunction with embodiment.
Embodiment
The basic framework of computer main frame panel comprises outside various slot (as PCI slot, AGP slot etc.) and relevant circuit unit or the device, more comprises:
By cpu chip, system chipset, can connect via various I/O connector and establish such as mouse, keyboard, printer ... wait I/O chip, Installed System Memory, and the main core cell that constituted of BIOS chip of I/O device;
One is same as the spare core unit of former core unit; And
Can detect main core cell whether activate smoothly and operate, and can according to the detecting result with decision spare core cell operation whether detecting control module;
In the present embodiment, described system chipset is that the SiS630 series single-chip of producing with system house is an example, the detecting control module then switches circuit by a circuit for detecting and and is constituted, wherein, the input side of circuit for detecting is connected on the general purpose I/O pin (GP I/O) of the affiliated system chipset of main core cell, use the whether normal operation of the main core cell of detecting, then be connected to the activation end of system chipset under the spare core unit and the input side of commutation circuit respectively as for the outgoing side of circuit for detecting, the outgoing side of commutation circuit then is connected under the main core cell I/O chip under the I/O chip and spare core unit more respectively;
Design by this, the user can come the active host plate in normal operation, that is: by following method
Corresponding to computer booting signal (POWER-OK) and activation master core cell under system chipset to carry out the first step of in-cycle work;
Utilize the detecting control module to judge whether main core cell finishes second step of in-cycle work smoothly;
Whether activate the spare core unit with decision and whether I/O device control is switched to the third step of spare core unit according to the detecting result;
In above-mentioned first step, mainly be to make the computer booting signal directly activate the system chipset of main core cell, make system chipset can wake the BIOS chip up, CPU, Installed System Memory ... etc., make it to carry out and finish start selftest (POST), initialization operation (Initial), the register system setting value, read in resident library, load operation system ... wait in-cycle work, after determining to finish in-cycle work, general purpose I/O the pin that makes this System on Chip/SoC winding establish the detecting control module is certain certain electric gaseity (noble potential for example, electronegative potential or suspension joint), and if main core cell (for example 5 seconds) in one default period fails to start shooting smoothly, be another certain electric gaseity even the general purpose I/O pin of detecting control module is established in the System on Chip/SoC winding;
And in above-mentioned second step, the detecting control module utilizes its circuit for detecting to judge whether normal boot-strap of main core cell, the circuit that this circuit for detecting can be based on transistor switch constitutes, and its input side also is connected to the general purpose I/O pin of this system chipset, therefore, when the smoothly start and make this general purpose I/when the O pin is a certain electric state of main core cell, the only corresponding output control signal of circuit for detecting is so that the affiliated I/O chip of the main core cell of commutation circuit activation (activation), make main core cell obtain control to the I/O device, and then make whole computer system enter the normal operation state for all utilizations with main core cell, wherein, described commutation circuit can be a kind of computer chip of inner tool array electronic switch on concrete;
When making this general purpose I/O pin when main core cell boot failure for another electric state, circuit for detecting is corresponding output control signal with system chipset under the activation spare core unit and makes I/O chip under the commutation circuit activation spare core unit, make with standby core cell and carry out and finish in-cycle work, and under utilizing the I/O chip activation and obtain control to the I/O device, and then make whole computer system enter the normal operation state with standby core cell, for use;
In the explanation by above-mentioned motherboard and Activiation method thereof, those skilled in the art will be easy to know, this embodiment utilizes the detecting control module to check under the main core cell whether a certain specific pin position of system chipset is in due electric state behind the normal boot-strap, more particularly, one general purpose I/O the pin that makes system chipset transition when main core cell boot failure is the electric state of electronegative potential, the corresponding output of circuit for detecting first of order detecting control module controls signal to commutation circuit, and output second controls signal to system chipset under the spare core unit, make commutation circuit make its inner change-over switch cut to an ad-hoc location, to make I/O connector be connected to system chipset under the spare core unit, simultaneously, system chipset also mutually should second control signal and activate under the spare core unit, in brief, during the meaning that as long as this electric state that connects general purpose I/O pin of establishing the detecting control module is a representative master core cell can't start shooting, be corresponding activation spare core unit and the control of I/O device switched to the spare core unit, because spare core unit and main core cell are all and comprise cpu chip, system chipset, the I/O chip, Installed System Memory, and the hardware structure of BIOS chip, therefore, whole computer system can be started shooting and enters the normal operation state with standby core cell, simultaneously, more can on display, notify the user to use the spare core unit to finish start by the bios program of spare core unit, represent promptly that comparatively speaking main core cell damages, prompting by this message, the user can be after utilizing the start of spare core unit, selection continues to utilize computing machine to come work, still capsule information are transferred to other computing machine to proceed uncompleted important process, so, no matter whether computing machine send is repaiied, all can not influence the user with the computing machine operation of being correlated with, and then make the user be avoided unnecessary loss and puzzlement.
The present invention really can its design of mat and to make the spare core unit can carve timely activation where necessary be the running core of computing machine to replace main core cell, really can reach of the present invention and guarantee the purpose of start smoothly and make the user be avoided can't start shooting caused loss and puzzlement.
Claims (7)
1. motherboard with spare core unit comprises on it at least:
One main core cell, it is the taproot of the activation and the running of the former setting of computing machine;
One spare core unit, its structure is identical with main core cell;
One input-output unit; And
One detecting control module, its respectively with described main core cell, spare core unit, and input-output unit electrically connects, and make this detecting control module in the control that detects main core cell this spare core unit of corresponding activation and switching input-output unit can't activate smoothly or operate the time to this spare core unit.
2. the motherboard with spare core unit according to claim 1 is characterized in that wherein main core cell and spare core unit comprise:
One central processing unit;
One I/O chip;
One Installed System Memory; And
An one BIOS chip and a system chipset;
Wherein, this system chipset respectively with this central processing unit, this I/O chip, this Installed System Memory, and this BIOS chip electrically connects, use the core architecture that forms computing machine activation and operate.
3. the motherboard with spare core unit according to claim 1 and 2, it is characterized in that this detecting control module comprises that a circuit for detecting and switches circuit, wherein: the input side of this circuit for detecting is connected to the system chipset of main core cell, use and judge whether main core cell can't activate or operate smoothly, and its first outgoing side is connected to the activation end of the system chipset of spare core unit, with and second outgoing side be connected to the input side of described commutation circuit, first outgoing side of this commutation circuit then is connected to I/O chip under the main core cell, with and second outgoing side then be connected to I/O chip under the spare core unit.
4. the motherboard with spare core unit according to claim 3 is characterized in that wherein commutation circuit is a computer chip.
5. the method for this spare core unit of activation of the motherboard with spare core unit is characterized in that activating according to following step:
System chipset is to carry out the first step of in-cycle work corresponding to the computer booting signal and under the activation master core cell;
Utilize the detecting control module to judge whether main core cell finishes second step of in-cycle work smoothly;
Whether activate the spare core unit with decision and whether the input-output unit control is switched to the third step of spare core unit according to the detecting result;
Method can in time be taken over the core that activates and operate as computing machine by the spare core unit when main core cell can't activate smoothly or operate by this.
6. the method for this spare core unit of activation of the motherboard with spare core unit according to claim 5 is characterized in that described second step is for judging the electric state of system chipset general purpose I/O pin under the main core cell.
7. the method for this spare core unit of activation of the motherboard with spare core unit according to claim 5, when it is characterized in that the spare core cell operation, the bios program of spare core unit notifies the user to use the spare core unit to finish start on display.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011353856A CN100419627C (en) | 2001-09-28 | 2001-09-28 | Mainboard with spare key unit and method for activating said spare key unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011353856A CN100419627C (en) | 2001-09-28 | 2001-09-28 | Mainboard with spare key unit and method for activating said spare key unit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1409187A true CN1409187A (en) | 2003-04-09 |
CN100419627C CN100419627C (en) | 2008-09-17 |
Family
ID=4673131
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011353856A Expired - Lifetime CN100419627C (en) | 2001-09-28 | 2001-09-28 | Mainboard with spare key unit and method for activating said spare key unit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100419627C (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101923371A (en) * | 2009-06-15 | 2010-12-22 | 桂元 | High-reliability combined computer comprising multiple hosts |
CN107509274A (en) * | 2017-08-30 | 2017-12-22 | 歌尔科技有限公司 | LED display control methods and smart machine |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2217487B (en) * | 1988-04-13 | 1992-09-23 | Yokogawa Electric Corp | Dual computer system |
-
2001
- 2001-09-28 CN CNB011353856A patent/CN100419627C/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101923371A (en) * | 2009-06-15 | 2010-12-22 | 桂元 | High-reliability combined computer comprising multiple hosts |
CN107509274A (en) * | 2017-08-30 | 2017-12-22 | 歌尔科技有限公司 | LED display control methods and smart machine |
WO2019041514A1 (en) * | 2017-08-30 | 2019-03-07 | 歌尔科技有限公司 | Led display control method and intelligent device |
Also Published As
Publication number | Publication date |
---|---|
CN100419627C (en) | 2008-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7170498B2 (en) | Computer system provided with hotkeys | |
JP3188826B2 (en) | Automatic backup device for APM (extended power management) | |
CN1331065C (en) | Method and apparatus for power mode transition in a multi-theread processor | |
JP2761460B2 (en) | Computer system | |
US5913068A (en) | Multi-processor power saving system which dynamically detects the necessity of a power saving operation to control the parallel degree of a plurality of processors | |
CN101000549A (en) | Electronic device with accelerated boot process and method for the same | |
US20070234123A1 (en) | Method for detecting switching failure | |
JP3224715B2 (en) | Low power ring detection to wake computer system | |
CN101526901B (en) | Method and device for viewing files in computer | |
CN1259618C (en) | Methods and apparatus to operate in multiple phases of a basic input/output system (BIOS) | |
JPH0744286A (en) | Computer system with multilevel power-supply control | |
EP1978720A1 (en) | A mobile computing system and the method for receiving data packagea | |
US5748971A (en) | Option card hibernation system | |
CN103207656A (en) | All-in-one Computer And Power Management Method Thereof | |
US20030041273A1 (en) | Method of synchronizing operation frequencies of CPU and system RAM in power management process | |
CN1391164A (en) | On-off test method for motherboard of computer | |
CN100419627C (en) | Mainboard with spare key unit and method for activating said spare key unit | |
CN101436097B (en) | Electronic device and wake-up method thereof | |
JPH11191026A (en) | Device and method for discriminating power source and hardware faults | |
KR20050120856A (en) | A method for upgrading and restoring embeded systems by using usb memory device | |
CN114510374A (en) | Automatic recovery system and method for peripheral mounting failure | |
CN2570871Y (en) | Computer motherboard starting up and shutdown testing arrangement | |
CN114123457A (en) | Power supply method, device and equipment | |
CN113721992A (en) | BIOS starting method and related device of server | |
CN112462909A (en) | Reset control method and device of all-in-one switching equipment and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20080917 |