CN1377088A - Electrostatic protector of integrated circuit - Google Patents

Electrostatic protector of integrated circuit Download PDF

Info

Publication number
CN1377088A
CN1377088A CN 01110177 CN01110177A CN1377088A CN 1377088 A CN1377088 A CN 1377088A CN 01110177 CN01110177 CN 01110177 CN 01110177 A CN01110177 A CN 01110177A CN 1377088 A CN1377088 A CN 1377088A
Authority
CN
China
Prior art keywords
circuit
transistor
load
electrostatic discharge
weld pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 01110177
Other languages
Chinese (zh)
Other versions
CN1153291C (en
Inventor
陈伟梵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Priority to CNB011101776A priority Critical patent/CN1153291C/en
Publication of CN1377088A publication Critical patent/CN1377088A/en
Application granted granted Critical
Publication of CN1153291C publication Critical patent/CN1153291C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention discloses an electrostatic discharge protection circuit for an integrated circuit in order to protect an internal circuit from an electrostatic attack. The internal circuit receivers and outputs signal through a welding pad. The circuit includes the first and second transistor and a bleeder circuit. The drain electrode of the first transistor is connected to the welding pad. The drain electrode of the second transistor is connected to the source electrode of the first transistor. The said source electrode is connected to the grid electrode, and the both electrodes are connected to the end of supply voltage. The bleeder circuit is connected to a place between the welding pad and the end of supply voltage, and is also connected to the rid electrode of the first transistor.

Description

The electrostatic discharge protective circuit of integrated circuit
The present invention relates to a kind of electrostatic discharge protective circuit of integrated circuit, particularly about a kind of when weld pad (pad) is subjected to static and attacks, the electrostatic discharge protective circuit with higher electrostatic discharge capacity.
Along with the volume of ultra-large integrated VLSI circuit constantly dwindles, the manufacturer of VLSI circuit is for the compression principle of the long-pending body of coincident circuit and increase properties of product, also constantly produces the semiconductor device with thinner grid oxic horizon.Therefore, make the thickness of grid oxide layer in the semiconductor device constantly dwindle.In half micron of the degree of depth (half micrometer) technology, thickness of grid oxide layer can be accomplished about 60 at present.With this understanding, if add the electric field of a 7MV/cm size, wear (Tunneling) just produce electric current and can occur because of FN at grid oxic horizon.So this kind semiconductor device can't tolerate and continue to occur being higher than 7MV/cm size electric field for a long time on grid oxic horizon.Therefore, for the problem that this kind semiconductor device grid oxic horizon produce to be damaged, institute's biasing maximum can not surpass 4.2V (60 * 7MV/cm) on grid oxic horizon.If take into account producing blemishes in the manufacture process, the maximum bias value that can use also will reduce again again.
The use thin grid oxide layer also can cause other problem, especially to I/O unit and electrostatic discharge protective circuit.To some core circuit, as microprocessor, its volume is constantly reducing, and its speed is also come soon than peripheral unit.Required supply voltage is also more and more little in little processing procedure.And the I/O unit uses the supply magnitude of voltage all big than the employed supply magnitude of voltage of microprocessor.Therefore, under all identical situation of the thickness of grid oxide layer in the semiconductor device, but in some circuit, must operate in and be higher than under the supply voltage magnitude of voltage, can cause the problem of grid oxic horizon on reliability.
Therefore, take place, constantly have new electrostatic discharge protective circuit to occur successively for fear of the problems referred to above.As in No. 5532178, the United States Patent (USP) electrostatic discharge protective circuit is proposed; it has used a undoped polycrystalline silicon grid as the static discharge transistor; and it can be tolerated than supplying also high-voltage value of voltage; but on technology, need extra light shield; and wayward because of the undoped polycrystalline silicon grid, cause the Vt value unstable.In No. 5696397, United States Patent (USP), also proposed the parasitic MOS (metal-oxide-semiconductor) transistor of a kind of use (parasitic MOS transistor) electrostatic discharge protective circuit in addition, but double amplitude (full swing) can't have been arranged.Moreover, in United States Patent (USP) 5495185, propose a kind of use depletion MOS electrostatic discharge protective circuit, but on technology, also needed extra light shield and step just can finish.
In addition, the circuit diagram of the electrostatic discharge protective circuit 10 in the known technology as shown in Figure 1.Comprising a weld pad (pad) 11 and two transistor 13,15.This electrostatic discharge protective circuit is to be connected to an internal circuit 17 to suffer static damage to prevent it.The drain electrode of transistor 13 is connected to weld pad 11 and its grid is connected to voltage end Vdd.The drain electrode of transistor 15 is connected to the source electrode of transistor 13, and its grid links to each other with source electrode and is connected to voltage end Vss simultaneously.
But above-mentioned electrostatic discharge protective circuit has following shortcoming.When static attacks and voltage end Vdd when being in floating, transistor 13 is in closed condition, and the source electrode of transistor 13 can cause the beta gain of side npn poorer to the long distance between the drain electrode of transistor 15, and has reduced the ability of static discharge.In addition, under identical situation, promptly attack and voltage end Vdd when being in floating when static, the drain electrode of transistor 15 also is in floating, cause draining of transistor 15 and do not flow through to not having net current between source electrode, make transistor 15 that hot electron can't take place and quicken collapse (hot electron accelerate avalanche breakdown) phenomenon, cause it to have a high breakdown voltage, reduce its electrostatic discharge capacity.
In order to overcome the deficiencies in the prior art; purpose provided by the invention is to provide a kind of electrostatic discharge protective circuit; it is the improvement of foregoing circuit; when attacking, static can on the grid of transistor 13, keep a bias voltage; make transistor 13 conductings, and eliminate the phenomenon that electrostatic discharge capacity that above-mentioned reason causes reduces.
The invention provides a kind of integrated circuit electrostatic discharge protective circuit, in order to prevent that an internal circuit is subjected to static and attacks.Wherein, internal circuit receives or output signal through a weld pad, and this electrostatic discharge protective circuit comprises first, second transistor and a bleeder circuit.The drain electrode of the first transistor is connected to weld pad.The drain electrode of transistor seconds is connected to the source electrode of the first transistor, and source electrode then links to each other with grid and is connected to a supply voltage end simultaneously.Bleeder circuit is connected between weld pad and the supply voltage end, and is connected with the grid of the first transistor and when weld pad is subjected to the static attack, and a grid that is biased into the first transistor is provided, and makes the first transistor conducting.
The present invention also provides a kind of integrated circuit electrostatic discharge protective circuit, in order to prevent that an internal circuit is subjected to static and attacks.Wherein, internal circuit receives or output signal through a weld pad, and this electrostatic discharge protective circuit comprises first, second transistor and a bleeder circuit.The drain electrode of the first transistor is connected to weld pad.The drain electrode of transistor seconds is connected to the first transistor source electrode, source electrode then with grid link to each other and be connected to simultaneously one the supply voltage end.Bleeder circuit is connected between weld pad and the supply voltage end, comprises load and and last load polyphone load down on one.Bleeder circuit is connected with weld pad via last load and is connected with the supply voltage end via following load, and it is the junction that is connected to load and following load that the first transistor reaches grid, when weld pad is attacked by static, bleeder circuit provides a grid that is biased into the first transistor, makes the first transistor conducting.
Wherein, last load can be made up of the polyphone diode with following load, also can be made up of resistance.In addition, last load also can be made up of electric capacity with following load simultaneously, or one of them is made up of a current source.
By above-mentioned feature, make that electrostatic discharge protective circuit can keep a bias voltage to make its conducting at the first transistor grid by bleeder circuit, and eliminated the problem that is produced in the electrostatic discharge protective circuit of known technology in the present invention when attacked by static.
For the present invention's above-mentioned purpose, feature and advantage can be become apparent, preferred embodiment cited below particularly, and in conjunction with the accompanying drawings, be described in detail below:
Fig. 1 knows integrated circuit electrostatic discharge protective circuit in the technology;
Integrated circuit electrostatic discharge protective circuit in Fig. 2 first embodiment of the invention;
Integrated circuit electrostatic discharge protective circuit in Fig. 3 second embodiment of the invention;
Integrated circuit electrostatic discharge protective circuit in Fig. 4 third embodiment of the invention;
Integrated circuit electrostatic discharge protective circuit in Fig. 5 fourth embodiment of the invention;
Integrated circuit electrostatic discharge protective circuit in Fig. 6 fifth embodiment of the invention.
The figure number explanation
11 ~ weld pad;
13,15,61 ~ transistor;
17 ~ internal circuit;
23 ~ upward load; 25 ~ following load;
31 ~ diode;
41,43 ~ by impedance,motional;
51 ~ current source.
Embodiment one
As shown in Figure 2, integrated circuit electrostatic discharge protective circuit 20 in the first embodiment of the invention, wherein identical with the known technology integrated circuit electrostatic discharge protective circuit 10 of Fig. 1 assembly is to use identical numeral to represent.Electrostatic discharge protective circuit 20 comprises a transistor 13,15 and a bleeder circuit 21.Electrostatic discharge protective circuit 20 is connected to a weld pad 11, also is connected with an internal circuit 17.Bleeder circuit 21 comprises load 23 and load once 25 on one again.Its connected mode is different with known technology integrated circuit electrostatic discharge protective circuit 10 maximums among Fig. 1; how be a bleeder circuit 21 that is connected between weld pad and the supply voltage end Vss; and the grid of transistor 13 is not to be connected in voltage end Vdd; reach load 25 connecting places down but be connected in load 23, and accept the dividing potential drop Vg that bleeder circuit 21 is provided.
It is operating as: when weld pad 11 acceptance one static attacks, owing to bleeder circuit 21 is connected with weld pad 11, and make bleeder circuit 21 receive the voltage that a static is produced, and then reach 25 generations of load down, one dividing potential drop Vg via last load 23.The utmost point of transistor 13 is the connecting places that are connected to load 23 and following load 25 again, so this moment, the grid of transistor 13 can be accepted dividing potential drop Vg and conducting, and via transistor 13 and 15 electrostatic charge is derived, prevent that static from flowing into internal circuit 17 and causing internal circuit 17 to damage via weld pad 11.
In addition; because transistor 13 conductings when static attacks; the beta gain variation and the high breakdown voltage problem that can produce side npn originally in known electrostatic discharge protective circuit 10 can not taken place, and increased the electrostatic discharge capacity of this electrostatic discharge protective circuit, better electrostatic defending power also is provided.
Embodiment two
Fig. 3 has shown integrated circuit electrostatic discharge protective circuit 30 in the second embodiment of the invention.Wherein identical with the known integrated circuit electrostatic discharge protective circuit 10 of Fig. 1 assembly is to use same numbers to represent.Being connected with operation of electrostatic discharge protective circuit 20 among electrostatic discharge protective circuit 30 and Fig. 2 is all similar, but mainly realizes load 23 and load 25 down on the electrostatic discharge protective circuit 20 among Fig. 2 with a polyphone diode 31.Wherein, in last load, the sum total of polyphone diode 31 conducting voltage is greater than internal circuit 17 operating voltage on the weld pad 11 under normal operation, also greater than the conducting voltage of transistor 13.When static attacks,,, make transistor 13 conductings so have the bias voltage Vg that an electrostatic potential deducts total conducting voltage of all diodes 31 at the grid of transistor 13 because all diodes 31 are in conducting state in last load.
Yet though realize load with four diodes 31 among Fig. 3, only usefulness as an example is not limited to only use four diodes.Its main purpose is to be to make the sum total of conducting voltage of the diode 31 of contacting in the load greater than internal circuit 17 operating voltage on the weld pad 11 under normal operation, and is not limited to use the number of diode.
Embodiment three
Fig. 4 has shown integrated circuit electrostatic discharge protective circuit 40 in the third embodiment of the invention.Wherein identical with the integrated circuit electrostatic discharge protective circuit 10 of the known technology of Fig. 1 assembly is to use identical numeral to represent.Among electrostatic discharge protective circuit 40 and Fig. 2 electrostatic discharge protective circuit 20 be connected with operation all similar, but, be mainly to be realized going up load 23 and 25 among Fig. 2 by impedance,motional 41,43.Can be comprised resistance or electric capacity by impedance,motional 41,43.
Embodiment four
Fig. 5 has shown integrated circuit electrostatic discharge protective circuit 50 in the fourth embodiment of the invention.Wherein identical with the known technology integrated circuit electrostatic discharge protective circuit 10 of Fig. 1 assembly is to use identical numeral to represent.Being connected with operation of electrostatic discharge protective circuit 20 among electrostatic discharge protective circuit 50 and Fig. 2 is all similar, but, be mainly with the diode 31 of a plurality of polyphones and a current source 51 realize respectively among Fig. 2 last load 23 and under load 25.When static attacks, the diode 31 that current source 51 can provide certain electric current to make and contact in the load produces a conducting voltage, and then on the grid of transistor 13, produce the bias voltage Vg that an electrostatic potential deducts total conducting voltage of those polyphone diodes 31, make transistor 13 conductings.
Similarly, though realize load with four diodes 31 among Fig. 5, only usefulness as an example is not limited to only use four diodes.Its main purpose is to be to make the sum total of conducting voltage of the diode 31 of contacting in the load greater than internal circuit 17 operating voltage on the weld pad 11 under normal operation, and is not limited to use number of diodes.
Embodiment five
Fig. 6 has shown integrated circuit electrostatic discharge protective circuit 60 in the fifth embodiment of the invention.Wherein identical with the known technology integrated circuit electrostatic discharge protective circuit 10 of Fig. 1 assembly is to use identical numeral to represent.Being connected with operation of electrostatic discharge protective circuit 50 among electrostatic discharge protective circuit 60 and Fig. 5 is all similar, and it mainly realizes a current source with a transistor 61 that is in half conducting (subthreshold) state.When static attacks, can produce a bias voltage Bias on transistor 61 makes transistor 61 be in half conducting state, and make transistor 61 similar current sources, the diode 31 that provides certain electric current to make to contact in the load produces a conducting voltage, and then on the grid of transistor 13, produce the bias voltage Vg of total conducting voltage that an electrostatic potential deducts the diode 31 of those polyphones, make transistor 13 conductings.
Similarly, though realize load with four diodes 31 among Fig. 6, only usefulness as an example is not limited to only use four diodes.Its main purpose is to be to make the sum total of conducting voltage of the diode 31 of contacting in the load greater than internal circuit 17, under normal operation, and the operating voltage on the weld pad 11, and be not limited to use the number of diode.
Though the present invention discloses as above with preferred embodiment, it is not in order to restriction the present invention.Anyly know art technology person, do not breaking away from the spirit and scope of the invention, when doing a little change and retouching.Therefore, protection scope of the present invention is when looking claim and being as the criterion in conjunction with specification and the accompanying drawing person of defining

Claims (9)

1. the electrostatic discharge protective circuit of an integrated circuit, in order to preventing that an internal circuit is subjected to static and attacks, and this internal circuit receives or output signal through a weld pad (pad), and this electrostatic discharge protective circuit comprises:
One the first transistor, its drain electrode is connected to this weld pad;
One transistor seconds, drain electrode is connected to the source electrode of this first transistor, and source electrode links to each other with grid and is connected to one simultaneously and supplies voltage end;
One bleeder circuit is connected between this weld pad and this supply voltage end, and is connected with the grid of this first transistor and when this weld pad is attacked by static, and a grid that is biased into this first transistor is provided, and makes this first transistor conducting.
2. integrated circuit electrostatic discharge protective circuit, in order to preventing that an internal circuit is subjected to static and attacks, and this internal circuit receives or output signal through a weld pad (pad), and this electrostatic discharge protective circuit comprises:
One the first transistor, its drain electrode is connected to this weld pad;
One transistor seconds, drain electrode is connected to this first transistor source electrode, and source electrode links to each other with grid and is connected to one simultaneously and supplies voltage end;
One bleeder circuit, be connected between this weld pad and this supply voltage end, comprise on one load and with should go up load under the load polyphone, this bleeder circuit is connected with this weld pad via load on this and is connected with this supply voltage end via this time load, and this first transistor grid is to be connected to load and following load junction on this, when this weld pad was attacked by static, this bleeder circuit provided a grid that is biased into this first transistor, makes this first transistor conducting.
3. circuit as claimed in claim 2 wherein should be gone up load and was made of a plurality of polyphone diodes.
4. circuit as claimed in claim 2, wherein this time load is made of a plurality of polyphone diodes.
5. as circuit as described in the claim 2, wherein should go up load and be constituted by resistance.
6. circuit as claimed in claim 2, wherein this time load is made of resistance.
7. circuit as claimed in claim 2, wherein this time load is made of a current source.
8. circuit as claimed in claim 2, wherein this current source is one to be in the transistor of half conducting (subthreshold) state.
9. circuit as claimed in claim 2, load constituted by electric capacity under wherein upward load reached.
CNB011101776A 2001-03-28 2001-03-28 Electrostatic protector of integrated circuit Expired - Fee Related CN1153291C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB011101776A CN1153291C (en) 2001-03-28 2001-03-28 Electrostatic protector of integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB011101776A CN1153291C (en) 2001-03-28 2001-03-28 Electrostatic protector of integrated circuit

Publications (2)

Publication Number Publication Date
CN1377088A true CN1377088A (en) 2002-10-30
CN1153291C CN1153291C (en) 2004-06-09

Family

ID=4658391

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB011101776A Expired - Fee Related CN1153291C (en) 2001-03-28 2001-03-28 Electrostatic protector of integrated circuit

Country Status (1)

Country Link
CN (1) CN1153291C (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100382308C (en) * 2003-09-23 2008-04-16 旺宏电子股份有限公司 Protector for electrostatic discharging
CN101859764A (en) * 2010-06-03 2010-10-13 友达光电股份有限公司 Electrostatic protection circuit and display device adopting same
CN102693978A (en) * 2011-03-25 2012-09-26 瑞昱半导体股份有限公司 Electrostatic discharge protection circuit
CN103681650A (en) * 2012-09-06 2014-03-26 瑞昱半导体股份有限公司 Integrated circuit
CN109842103A (en) * 2017-11-24 2019-06-04 力旺电子股份有限公司 ESD protection circuit
CN110120660A (en) * 2018-02-07 2019-08-13 联发科技股份有限公司 Overvoltage/protecting energy device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100382308C (en) * 2003-09-23 2008-04-16 旺宏电子股份有限公司 Protector for electrostatic discharging
CN101859764A (en) * 2010-06-03 2010-10-13 友达光电股份有限公司 Electrostatic protection circuit and display device adopting same
CN102693978A (en) * 2011-03-25 2012-09-26 瑞昱半导体股份有限公司 Electrostatic discharge protection circuit
CN102693978B (en) * 2011-03-25 2015-05-20 瑞昱半导体股份有限公司 Electrostatic discharge protection circuit
CN103681650A (en) * 2012-09-06 2014-03-26 瑞昱半导体股份有限公司 Integrated circuit
CN103681650B (en) * 2012-09-06 2016-08-10 瑞昱半导体股份有限公司 Integrated circuit
CN109842103A (en) * 2017-11-24 2019-06-04 力旺电子股份有限公司 ESD protection circuit
CN110120660A (en) * 2018-02-07 2019-08-13 联发科技股份有限公司 Overvoltage/protecting energy device
US10965118B2 (en) 2018-02-07 2021-03-30 Mediatek Inc. Over voltage/energy protection apparatus

Also Published As

Publication number Publication date
CN1153291C (en) 2004-06-09

Similar Documents

Publication Publication Date Title
CN1103121C (en) Output buffer with antistatic capacity
US6964883B2 (en) Bi-directional silicon controlled rectifier for electrostatic discharge protection
US6804095B2 (en) Drain-extended MOS ESD protection structure
CN1245758C (en) Electrostatic discharge protection circuit
KR0124758Y1 (en) Integrated circuit with mos capacitor for improved esd protection
US20040240128A1 (en) PMOS electrostatic discharge (ESD) protection device
CN1396662A (en) Low voltage triggered SCR containing Si in insulating layer and protecting circuit for electrostatic discharge
JPH11251594A (en) Power mosfet having voltage clamped gate
US6963111B2 (en) Efficient pMOS ESD protection circuit
US20030128486A1 (en) Electrostatic discharge protection circuit for protecting input and output buffer
US6707109B2 (en) Semiconductor integrated circuit
EP0735640A1 (en) Protection circuit for semiconductor devices
US6826026B2 (en) Output buffer and I/O protection circuit for CMOS technology
CN1510749A (en) Electrostatic discharge protective circuit with self-trigger function
CN1275326C (en) Electrostatic discharge protection circuit
CN1153291C (en) Electrostatic protector of integrated circuit
CN1681122A (en) High-voltage electrostatic discharging protector with gap structure
US6455898B1 (en) Electrostatic discharge input protection for reducing input resistance
CN1202734A (en) Circuit for electrostatic discharge (ESD) protection
US6934136B2 (en) ESD protection of noise decoupling capacitors
CN1096747C (en) Protection circuit
CN1180479C (en) Electrostatic discharge protective circuit
CN1264263C (en) Electrostatic discharge protector circuit
US20060289935A1 (en) Layout structure for ESD protection circuits
CN1131566C (en) Electrostatic discharging protector for polysilicon diode

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20040609

Termination date: 20200328