CN1355610A - Phase digital locking method for circuit - Google Patents
Phase digital locking method for circuit Download PDFInfo
- Publication number
- CN1355610A CN1355610A CN 01142674 CN01142674A CN1355610A CN 1355610 A CN1355610 A CN 1355610A CN 01142674 CN01142674 CN 01142674 CN 01142674 A CN01142674 A CN 01142674A CN 1355610 A CN1355610 A CN 1355610A
- Authority
- CN
- China
- Prior art keywords
- phase
- omega
- transformation matrix
- vector
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 230000009466 transformation Effects 0.000 claims abstract description 47
- 239000011159 matrix material Substances 0.000 claims abstract description 28
- 230000000737 periodic effect Effects 0.000 claims description 9
- 238000001914 filtration Methods 0.000 claims description 5
- 238000010606 normalization Methods 0.000 claims description 3
- 230000001052 transient effect Effects 0.000 abstract description 2
- 230000017105 transposition Effects 0.000 abstract 1
- 230000007257 malfunction Effects 0.000 description 1
Images
Landscapes
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
A phase lock method for digit circuit includes C32 three to two transformation matrix, M rotary transformation matrix, LPF low pass filter, the created link of unit vector, Mt rotary transformation matrix transposition, the square root of 3/2 Ct32 two to three transformation matrix, and it works as follows, adding M in-between C32 and LPF to let the circuit fundamental wave degrade as DC, adding LPF in-between M and the created link of unit vector to filter out the existing noon-DC composition after via M, adding created link of unit vector in-between LPF and Mt to reduce the time delay and transient links caused by the filter for raising the attenuatino of harmonic wave composition and speeding up the dynamic response of whole system, adding Mt in-between the created link of unit vector and the square root of 3/2 Ct32 to let the circuit fundamental wave be degraded as DC recover to the fundamental wave frequency. The method can be used for single phase, multi-phase and the multi-phase circuit by phase locking of each phase separately.
Description
Technical field
The present invention relates to the automatic control of frequency or phase place, especially relate to a kind of phase digital locking method for circuit.
Background technology
Traditional Circuit lock phase method is to adopt analog circuit phase-locked, but phase-locked complexity and the cost that has increased system inevitably of analog circuit, and the precision of phase-locked device own, temperature is floated the error homogeneity that a plurality of phase-locked loops use simultaneously in characteristic and the three-phase circuit all directly influences phase-locked accuracy.The phase digital locking method for circuit that also has a kind of proposition, but that this method only could guarantee under the distortionless situation of line voltage is more phase-locked, for its phase-locked cisco unity malfunction of voltage distortion occasion (zero crossing drifts about).
Summary of the invention
The purpose of this invention is to provide a kind of phase digital locking method for circuit, improve phase-locked precision and obtain dynamic response faster.
The technical solution used in the present invention is:
A kind of phase digital locking method for circuit comprises: C
32Three-two transformation matrixs, M rotation transformation matrix, the LPF low pass filter, unit vector generates link, M
TThe rotation transformation matrix transpose,
Two-three transformation matrixs; The three-phase periodic signal a, b, c that comprise first-harmonic and harmonic signal are through C
32Three-two transformation matrixs [1] become two mutually orthogonal under alpha-beta coordinate component e
α, e
β, form complex vector jointly
, at this moment, the 3n subharmonic is by cancellation among three-phase periodic signal a, b, the c; Complex vector
With M rotation transformation matrix multiple, make the circuit first-harmonic fall the inferior direct current that is, the 3n+1 subharmonic falls once and the 3n-1 subharmonic rises once, and n is an integer, thereby obtains complex vector
Complex vector
By the LPF low pass filter, can filtering most of non-flip-flop wherein obtain complex vector
, make
Generate link by unit vector and obtain normalized vector
Normalized vector
Multiply by M
TThe rotation transformation matrix transpose obtains complex vector
, complex vector
With
Two-three transformation matrixs multiply each other, and obtain the normalization fundametal compoment of three-phase periodic signal a, b, c, finish the phase-locked of three-phase signal.
Wherein: 1) C
32Three-two transformation matrixs [1]:
2) M rotation transformation matrix [2]:
3) generate link [4] for unit vector:
4) M
TRotation transformation matrix transpose [5]:
The present invention has stable high accuracy, and has dynamic response faster, satisfies phase-locked requirement in real time.It can be applied to single-phase, heterogeneous phase-locked and distinguish phase-locked polyphase circuit mutually by each.
Description of drawings
Accompanying drawing is a phase digital locking method for circuit flow chart of the present invention.
Embodiment
As shown in drawings, it comprises: C
32Three-two transformation matrixs 1, M rotation transformation matrix 2, LPF low pass filter 3, unit vector generates link 4, M
TRotation transformation matrix transpose 5,
Two-three transformation matrixs 6; The three-phase periodic signal a, b, c that comprise first-harmonic and harmonic signal are through C
32Three-two transformation matrixs 1 become two mutually orthogonal under alpha-beta coordinate component e
α, e
β, form complex vector jointly
, at this moment, the 3n subharmonic is by cancellation among three-phase periodic signal a, b, the c; Complex vector
Multiply each other with M rotation transformation matrix 2, make the circuit first-harmonic fall the inferior direct current that is, the 3n+1 subharmonic falls once, and 3n-1 subharmonic liter once, and n is an integer, thereby obtains complex vector
Complex vector
By LPF low pass filter 3, can filtering most of non-flip-flop wherein obtain complex vector
, make
Generate link 4 by unit vector and obtain normalized vector
, normalized vector
Multiply by M
TRotation transformation matrix transpose 5 obtains complex vector
, in the complex vector
With
Two-three transformation matrixs 6 multiply each other, and obtain the normalization fundametal compoment of three-phase periodic signal a, b, c, finish the phase-locked of three-phase signal.
1 is three-two transformation matrix C among the figure
32, wherein
And e
S βBe respectively vector
The axial component of α axle and β under the alpha-beta coordinate system; 2 are the rotation transformation matrix M, wherein
, ω is by the fundamental signal angular frequency of phase lock circuitry, t is the time component,
3 is low-pass filtering link LPF; 4 for unit vector generates link,
Wherein
5 are rotation transformation matrix transpose M
T,
6 is two-three transformation matrixs
1) at C
32Add M rotation transformation matrix 2 between three-two transformation matrixs 1 and the LPF low pass filter 3, its objective is to make the circuit first-harmonic fall the inferior direct current that becomes; 2) between M rotation transformation matrix 2 and unit vector (vector) generation link 4, add LPF low pass filter 3, its objective is the non-flip-flop that filtering exists through M rotation transformation matrix 2 backs; 3) at LPF low pass filter 3 and M
TAdd between the rotation transformation matrix transpose 5 that unit vector (vector) generates link 4, its purpose is to reduce time-delay and the transient state link that is caused by filter, improves the decay to harmonic components, accelerates the dynamic response of whole system; 4) unit vector generate link 4 with
Add M between two-three transformation matrixs 6
TRotation transformation matrix transpose 5 its objective is to make to fall time for the circuit first-harmonic of direct current to revert to fundamental frequency.
Claims (2)
1. a phase digital locking method for circuit is characterized in that it comprises: C
32Three-two transformation matrixs [1], M rotation transformation matrix [2], LPF low pass filter [3], unit vector generates link [4], M
TRotation transformation matrix transpose [5],
Two-three transformation matrixs [6]; The three-phase periodic signal a, b, c that comprise first-harmonic and harmonic signal are through C
32Three-two transformation matrixs [1] become two mutually orthogonal under alpha-beta coordinate component e
α, e
β, form complex vector jointly
, at this moment, the 3n subharmonic is by cancellation among three-phase periodic signal a, b, the c; Complex vector
Multiply each other with M rotation transformation matrix [2], make the circuit first-harmonic fall the inferior direct current that is, the 3n+1 subharmonic falls once and the 3n-1 subharmonic rises once, and n is an integer, thereby obtains complex vector
Complex vector
By LPF low pass filter [3], can filtering most of non-flip-flop wherein obtain complex vector
Make
Generate link [4] by unit vector and obtain normalized vector
, normalized vector
Multiply by M
TRotation transformation matrix transpose [5] obtains complex vector
, complex vector
With
Two-three transformation matrixs [6] multiply each other, and obtain the normalization fundametal compoment of three-phase periodic signal a, b, c, finish the phase-locked of three-phase signal.
2. a kind of phase digital locking method for circuit according to claim 1 is characterized in that:
1) C
32Three-two transformation matrixs [1]:
2) M rotation transformation matrix [2]:
3) LPF low pass filter [3]:
4) unit vector generates link [4]:
5) M
TRotation transformation matrix transpose [5]:
6)
Two-three transformation matrixs [6]:
。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 01142674 CN1355610A (en) | 2001-12-13 | 2001-12-13 | Phase digital locking method for circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 01142674 CN1355610A (en) | 2001-12-13 | 2001-12-13 | Phase digital locking method for circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1355610A true CN1355610A (en) | 2002-06-26 |
Family
ID=4676904
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 01142674 Pending CN1355610A (en) | 2001-12-13 | 2001-12-13 | Phase digital locking method for circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1355610A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102291131A (en) * | 2006-03-31 | 2011-12-21 | 日本电波工业株式会社 | Frequency synthesizer |
-
2001
- 2001-12-13 CN CN 01142674 patent/CN1355610A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102291131A (en) * | 2006-03-31 | 2011-12-21 | 日本电波工业株式会社 | Frequency synthesizer |
CN101873135B (en) * | 2006-03-31 | 2012-11-21 | 日本电波工业株式会社 | Frequency synthesizer |
CN102291131B (en) * | 2006-03-31 | 2014-01-15 | 日本电波工业株式会社 | Frequency synthesizer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7940131B2 (en) | Apparatus, method and computer program product for tracking information in an electric grid | |
CN101726656B (en) | Harmonic current detection and filtration method and device of active power filter | |
CN102570476B (en) | Repetitive-control-based method for controlling compensation current of DSTATCOM (Distribution Static Synchronous Compensator) | |
CN101887238B (en) | Specific repetitive controller and control method | |
CN106410858A (en) | Software digital phase-locking method based on dual dq coordination conversion | |
Ding et al. | A novel dynamic voltage restorer and its unbalanced control strategy based on space vector PWM | |
TW443030B (en) | Power converter, control method, and uninterruptible power equipment using the power converter | |
CN101355252B (en) | Method for compensating error of parallel type mixed active electric power filter | |
CN103149436B (en) | The m-Acetyl chlorophosphonazo detection system of three-phase active power distribution network | |
Deng et al. | Instantaneous power quality indices detection under frequency deviated environment | |
CN112886828B (en) | Power grid simulator topological structure and control method thereof | |
CN108418461B (en) | A kind of space vector modulating method of triangle connection Cascade H bridge inverter | |
CN1355610A (en) | Phase digital locking method for circuit | |
JPH09233701A (en) | Controller of active filter | |
CN116582006B (en) | Coordination control method for three-phase-single-phase multi-level converter | |
Ormrod | Harmonic state space modelling of voltage source converters | |
CN1309141C (en) | Control method of series mixed active power filter having base wave by-pass channel | |
CN104181383A (en) | Three-phase power grid voltage synchronous detection circuit | |
CN107221931A (en) | Z-source inverter grid-connected control method based on Active Power Filter-APF | |
CN103607180A (en) | Rapid filtering method for conversion of multiple digital source sampling frequencies in photoelectric transformer | |
CN201699420U (en) | Repetitive controller with specific times | |
CN104899398A (en) | Signal delay compensation method and system in hardware-in-loop simulation system | |
CN104578807A (en) | Three-phase output voltage balance adjusting method based on phrase voltage control | |
CN104820129A (en) | Fundamental wave positive sequence active current detection method | |
Yu et al. | An improved dual second-order generalized integrator PLL under non-ideal grid conditions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |