CN1328673C - Computer system storing transmission control unit data with BIOS memory - Google Patents
Computer system storing transmission control unit data with BIOS memory Download PDFInfo
- Publication number
- CN1328673C CN1328673C CNB031589324A CN03158932A CN1328673C CN 1328673 C CN1328673 C CN 1328673C CN B031589324 A CNB031589324 A CN B031589324A CN 03158932 A CN03158932 A CN 03158932A CN 1328673 C CN1328673 C CN 1328673C
- Authority
- CN
- China
- Prior art keywords
- computer system
- output
- input
- tcu
- control unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Computer And Data Communications (AREA)
- Small-Scale Networks (AREA)
Abstract
The present invention relates to a computer system using a basic input-output system memory to store data of a transmission controller. A transmission controller, an output-input control chip and a basic input-output system memory are arranged on a mainboard of the computer system, wherein a part of the basic input-output system memory is used by the transmission controller; the transmission controller can read and write the part of the basic input-output system memory through the output-input control chip.
Description
(1) technical field
The relevant a kind of computer system of the present invention, particularly relevant a kind of system design that reduces the required storer of transmission control unit (TCU).
(2) background technology
Flourish along with science and technology; computer has just like become one of articles for use indispensable in modern's life; the utilization rate of computer and the lifting of owning rate; bring up the computer process industry and become most important in the world now star's industry; and the part of computer inside composition product is various; relatively; also drive the manufacturing development of computer part; because motherboard (Mother Board) is a most important spare part in the host computer; and the consumer usually can be strict especially to the quality and the stability requirement of motherboard; therefore for the manufacturing dealer of motherboard; more essential to the higher QC requirement of its motherboard of producing proposition, so that the quality height to be provided; the motherboard product that stability is good.
In addition, along with the continuous progress and development of process technique, the usefulness of computer grows with each passing day, the trend of miniaturization is more quickened step because of popularizing of mobile communication, furthermore the computer product brand is numerous, and consumer's selectivity just the more produces the product that obtains consumer's favor as how lower cost, to improve the competitiveness of product, become the common target of pursuing of fabricator.
Please refer to shown in Figure 1ly, is the computer system synoptic diagram for known techniques, and wherein main framework is made of a central processing unit 10, a north bridge chips 12 and a South Bridge chip 14.North bridge chips 12 is the transmission control of being responsible for data between central processing unit 10, primary memory 122 and display device (not shown); The communication of 14 responsible central processing units 10 of South Bridge chip and peripheral device, these peripheral devices such as the interface extended area 141 that needs high speed, hard disk 145, network (LAN) controller 146, USB controller (not shown) and IEEE1394 controller 148 etc., do not need the too control of the periphery of high transmission speed as tandem port one 421, port one 422 arranged side by side, diskette 1 423, mouse 1424, keyboard 1425 etc. in addition, then transfer to I/O control chip 142 in addition and handle.Wherein network (LAN) controller 146 and IEEE1394 controller 148 ROM (read-only memory) 1461 and 1481 (as: EPROM, EEPROM etc.) of must arranging in pairs or groups is separately come the required necessary data of store controller, for example some ID or address.
Under the situation that the design of product miniaturization and low power consumption is considered, the executive component of computer motherboard and top thereof is also designing towards this target simultaneously, therefore, in design, if can reduce by an element, just can further dwindle the area of circuit layout on the motherboard, reduce the whole power consumption and the cost of material simultaneously.And, for portable electronic product, reduce the quantity of electronic component, except the area that makes circuit layout dwindles, also can further lower the consumption of power, and the unit of battery is prolonged service time.Under this kind advantage situation, owing to prolong unit service time of battery, therefore under fixing service time, number in the time of keeping identical use with lower electric weight, and make battery can make more lightly more has directly for the lifting of portability and to benefit.
In view of this, the invention provides a kind of design that reduces the required storer of controller, to reduce production costs and portability is promoted.That is network controller 146 and IEEE1394 controller 148 can be under the situations of not using above-mentioned ROM (read-only memory) 1461 and 1481, still can normal operation.
(3) summary of the invention
Purpose of the present invention for provide a kind of reduce electronic component on the motherboard with the data storing of transmission control unit (TCU) in the computer system of basic input/output system memory.
A kind of computer system according to an aspect of the present invention, this computer system have a transmission control unit (TCU), input and output control chip and a basic input/output system memory.The part of this basic input/output system memory is to use for transmission control unit (TCU), and transmission control unit (TCU) can be read and write the part of this basic input/output system memory by the input and output control chip.
A kind of computer system according to a further aspect of the invention.Have on the motherboard of this system and carry out an also central processing unit of the various calculation functions of control system, one north bridge chips then is in charge of central processing unit, the signal data transmission of primary memory and display device, one South Bridge chip then is responsible for and the control signal of the peripheral device that motherboard is outer is transmitted, one Basic Input or Output System (BIOS) (BIOS) storer, the program that every hardware of system is provided with and tests when being stored in start-up system, can normally work to guarantee system, one input output control (super I/O) chip, be responsible for the reception and the transmission of the signal of the outer input/output device of motherboard, and with signal that above-mentioned input/output device sent, be passed to central processing unit by above-mentioned South Bridge chip, allow the central processing unit program that shares out the work, and carry out desired action, an and transmission control unit (TCU) (controller), reception and transmission in order to the signal of the electronic product outer with being linked to motherboard, wherein the part of basic input/output system memory stores the required data of transmission control unit (TCU) operation, and can read and write this part by the I/O control chip.
(4) description of drawings
Can understand foregoing and plurality of advantages of the present invention by following detailed description easily in conjunction with institute's accompanying drawing, wherein:
Fig. 1 is the computer system synoptic diagram of known techniques;
Fig. 2 is the computer system architecture synoptic diagram according to the embodiment of the invention; And
Fig. 3 is according to the embodiment of the invention, and the data of transmission control unit (TCU) are stored in the binding key diagram of basic input/output system memory.
(5) embodiment
Please refer to Fig. 2, this figure is the computer system architecture synoptic diagram according to the embodiment of the invention.What specify is, understands for convenience, is to be that example describes according to exemplary systems architecture design in the market herein.But,, be not limited thereto the architecture among the figure when understanding characteristics of the present invention and spirit for person skilled in the art person.As shown in FIG., main element on system host board includes a central processing unit (CPU) 10, a chipset, for example comprises a north bridge (north bridge) chip 12 and a south bridge (south bridge) chip 14.Wherein, central processing unit 10 has processing, control and storage circuit, so that carry out the also various calculation functions of controlling computer system.North bridge chips 12 then is by its internal circuit the primary memory 122 that the instruction of central processing unit 10 conveys on the motherboard to be carried out with the display device (not shown), and wherein primary memory 122 is stored data and the dependent instruction that computer system is handled front and back; And said elements also can by north bridge chips 12 with information be returned to central processing unit 10 for your guidance with utilization.
South emigrant's chip 14 is the chips of linking up with peripheral device, and with signal that peripheral device sent, (as the Hub Link of Intel formulation) is passed to central processing unit 10 by the specific transfer protocol between north bridge chips 12 and the South Bridge chip 14, allow central processing unit 10 program that shares out the work, and carry out desired action.These peripheral devices such as the interface extended area that needs high speed (can supply the expansion slot of PCI/ISA interface card) 141, hard disk 145, network (LAN) controller 147, USB controller (not shown) and IEEE1394 controller 149 etc., wherein USB controller, network (LAN) controller 147 and IEEE1394 controller 149 etc. are referred to as transmission control unit (TCU), and its function is reception and the transmission with the signal that is linked to the electronic product outside the system.
I/O control chip 143 (I/O controller or super I/O), be reception and the transmission of being responsible for the signal of I/O (I/O) device, read and write Basic Input or Output System (BIOS) (BasicInput Output System, BIOS) function of storer 1420 data in addition in addition.Wherein basic input/output system memory 1420 is in the flash memory (Flash ROM) or electricallyerasable ROM (EEROM) (EEPROM) that is integrated on the motherboard, depositing basic input/output routine, system information setting and the system start-up program etc. of computer above, and be responsible for that the every peripheral hardware to system is provided with and tests when starting computer, can normally work to guarantee system.
It should be noted that, in embodiments of the present invention, transmission control unit (TCU) 144 (as: network controller 147, IEEE1394 controller 149 etc.) also uses other ROM (read-only memory) like that not as known techniques, but as shown in Figure 3, be that transmission control unit (TCU) 144 (as: network controller 147, IEEE1394 controller 149 etc.) is operated required data storing in 1430 li of Basic Input or Output System (BIOS) (BIOS) storeies.That is segment space is arranged in Basic Input or Output System (BIOS) (BIOS) storer 1430 is to use for transmission control unit (TCU) 144, for example for storage network controller 147, the required data of IEEE1394 controller 149 operations, and address etc. for example.When transmission control unit (TCU) 144 receives signal from peripheral equipment (as: electronic products such as network equipment, digital camera), be passed to central processing unit 10 by South Bridge chip 14, allow central processing unit 10 program that shares out the work, and carry out desired action, transmission control unit (TCU) 144 can be by belonging to the data of transmission control unit (TCU) 144 on the I/O control chip 143 read-write basic input/output system memories 1430 simultaneously.Wherein above-mentioned service data is such as being used for making on the network each node mac-layer address of identification (Media Access Control, MAC address) mutually, or the product information of controller itself etc.
In addition, please refer to shown in Figure 2, transmission control unit (TCU) 144 (as: network controller 147, IEEE1394 controller 149 etc.), reaches by second circuit 152 to be connected to basic input/output system memory 1420 by I/O control chip 143 to be connected to central processing unit 10 by South Bridge chip 14 by first circuit 150.I/O control chip 143 is also controlled tandem port one 431, side by side low transmission speed such as port one 432, diskette 1 433, mouse 1434, keyboard 1435 input the peripheral device of output, and be able to signal that peripheral device is sent, be sent to South Bridge chip 14, to obtain necessary disposal.
The design of computer system of the present invention has following advantage:
By design of the present invention, reduced the use of memory component, the cost of material is minimized.
Reduce the use of element, allow also the area of circuit layout dwindles on the motherboard, like this can less circuit board finish the design of circuit layout, allow the product miniaturization be implemented.
Also reduced whole power consumption and reduce when element uses, this is for portable electronic product, and the unit of battery can prolong service time.And under this kind advantage situation, owing to prolong unit service time of battery, under fixing service time, number in the time of can keeping identical use with lower electric weight, and make battery can make more lightly more has directly for the lifting of portability and to benefit.
Every advantage that integration is above-mentioned, price advantage adds the compact of product, more can meet consumer's use habit, should be unquestionable for the lifting of product competition.
It should be noted that the present invention is not limited to be only applicable to transmission control unit (TCU) (for example network controller or IEEE1394 controller), also can be a programmable logical unit (programmable logicdevice; PLD), this programmable logical unit can be corresponding to the program of its storer and is changed its function.In the present invention, the program of this programmable logical unit can be deposited in Basic Input or Output System (BIOS) (BIOS) storer, reads and writes by above-mentioned I/O control chip then.
Though the present invention illustrates as above with preferred embodiments, yet it is not that for example the present invention is not limited to be only applicable to above-mentioned transmission control unit (TCU), also can be a programmable logical unit in order to qualification the present invention spirit and claimed scope.Therefore, the various modifications of having done in not breaking away from spirit of the present invention and scope is replaced with equivalence, all should be included in the following claim institute restricted portion.
Claims (9)
1. computer system comprises at least:
One basic input/output system memory;
One input and output control chip; And
One transmission control unit (TCU), reaches by one second circuit to be connected to this basic input/output system memory by this input and output control chip to be connected to a central processing unit by a South Bridge chip by one first circuit;
Wherein, this transmission control unit (TCU) is read and write the part of this basic input/output system memory by this input and output control chip.
2. computer system as claimed in claim 1 is characterized in that described transmission control unit (TCU) is to be selected from one of institute's network controller and IEEE1394 controller.
3. computer system as claimed in claim 1 is characterized in that basic input/output system memory is in order to store the data of described transmission control unit (TCU).
4. computer system as claimed in claim 1 is characterized in that described input and output control chip is super I/O.
5. computer system, this computer system comprises at least:
One central processing unit has processing, control and storage circuit, so that carry out the also various calculation functions of controlling computer system;
One north bridge chips is in charge of the signal transmission of described central processing unit, primary memory and display device;
One South Bridge chip, the reception and the transmission of the signal of the peripheral device of responsible this computer system, and, be passed to this central processing unit by described north bridge chips with the signal that described peripheral device sent, allow this central processing unit program that shares out the work, and carry out desired action; And
One basic input/output system memory, the program that when starting computer in order to be stored in each described hardware of this computer system is provided with and tests can normally be worked to guarantee this computer system;
One transmission control unit (TCU), by one first circuit to be connected to this central processing unit by this South Bridge chip, reach by one second circuit to be connected to this basic input/output system memory by an input and output control chip, this transmission control unit (TCU) is reception and the transmission of being responsible for the signal of the electronic product outer with being linked to this computer system, and wherein the required data of this transmission control unit (TCU) operation are to be stored in this basic input/output system memory.
6. computer system as claimed in claim 5, it is characterized in that this input and output control chip is superI/O, be responsible for this computer system input the reception and the transmission of signal of output unit, and with described input signal that output unit sent, be passed to this central processing unit by this South Bridge chip, allow this central processing unit program that shares out the work, and carry out desired action.
7. computer system as claimed in claim 6, the data that it is characterized in that described basic input/output system memory are to read and write by this input and output control chip.
8. computer system as claimed in claim 5 is characterized in that described transmission control unit (TCU) is to be network controller.
9. computer system as claimed in claim 5 is characterized in that described transmission control unit (TCU) is to be the IEEE1394 controller.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031589324A CN1328673C (en) | 2003-09-12 | 2003-09-12 | Computer system storing transmission control unit data with BIOS memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031589324A CN1328673C (en) | 2003-09-12 | 2003-09-12 | Computer system storing transmission control unit data with BIOS memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1595377A CN1595377A (en) | 2005-03-16 |
| CN1328673C true CN1328673C (en) | 2007-07-25 |
Family
ID=34660549
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB031589324A Expired - Lifetime CN1328673C (en) | 2003-09-12 | 2003-09-12 | Computer system storing transmission control unit data with BIOS memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1328673C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090025008A1 (en) * | 2007-07-19 | 2009-01-22 | Aten International Co., Ltd. | Ipmi systems and electronic apparatus using the same |
| CN101882084B (en) * | 2009-05-08 | 2013-04-24 | 英业达股份有限公司 | Data processing device of basic input output system (BIOS) |
| CN102779371A (en) * | 2012-06-15 | 2012-11-14 | 天津滨河创新科技有限公司 | Special main control panel for bank self-service device |
| CN104268121B (en) * | 2014-09-23 | 2017-08-11 | 浪潮(北京)电子信息产业有限公司 | The method and system of register are accessed in ultra-large chip |
| CN107480000B (en) * | 2016-06-08 | 2020-12-11 | 瑞昱半导体股份有限公司 | Method for resetting memory in computer system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994022075A1 (en) * | 1993-03-15 | 1994-09-29 | M-Systems Ltd. | A flash memory system providing both bios and user storage capability |
| CN1119757A (en) * | 1994-09-28 | 1996-04-03 | 国际商业机器公司 | A data processing system, and a power supply apparatus and a method for its use with a data processing system |
| US5987536A (en) * | 1997-05-22 | 1999-11-16 | International Business Machines Corporation | Computer system having flash memory bios which can be accessed while protected mode operating system is running |
| US6101608A (en) * | 1997-02-20 | 2000-08-08 | Compaq Computer Corporation | Method and apparatus for secure remote wake-up of a computer over a network |
-
2003
- 2003-09-12 CN CNB031589324A patent/CN1328673C/en not_active Expired - Lifetime
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1994022075A1 (en) * | 1993-03-15 | 1994-09-29 | M-Systems Ltd. | A flash memory system providing both bios and user storage capability |
| CN1119757A (en) * | 1994-09-28 | 1996-04-03 | 国际商业机器公司 | A data processing system, and a power supply apparatus and a method for its use with a data processing system |
| US6101608A (en) * | 1997-02-20 | 2000-08-08 | Compaq Computer Corporation | Method and apparatus for secure remote wake-up of a computer over a network |
| US5987536A (en) * | 1997-05-22 | 1999-11-16 | International Business Machines Corporation | Computer system having flash memory bios which can be accessed while protected mode operating system is running |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1595377A (en) | 2005-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100483373C (en) | PVDM (packet voice data module) generic bus protocol | |
| US6795327B2 (en) | Semiconductor storage method and device supporting multi-interface | |
| CN101449334B (en) | Multi-port memory device having variable port speeds | |
| CN102053930B (en) | Command queue for peripheral component | |
| CN101908379B (en) | Adjusting access of non-volatile semiconductor memory based on access time | |
| CN101833989A (en) | Multi-interface solid state disk (SSD) as well as processing method and system thereof | |
| CN101494086B (en) | Memory device, controller and switching method for flash memory | |
| CN101051279B (en) | Peripheral equipment operation method, peripheral equipment and host | |
| JP2013515992A (en) | USB3.0 support on mobile platforms with USB2.0 interface | |
| CN103678187B (en) | A kind of micro-control unit and control method thereof | |
| JP5533963B2 (en) | Memory module with configurable input / output ports | |
| CN108304334B (en) | Application processor and integrated circuit including interrupt controller | |
| CN103927276A (en) | PCM FMC expansion board based on Zynq-7000 and working method of PCM FMC expansion board | |
| CN104424122A (en) | Electronic equipment and memory dividing method | |
| CN101313290B (en) | Performing an N-bit write access to an MxN-bit-only peripheral | |
| US8131917B2 (en) | Storing a driver for controlling a memory | |
| CN1328673C (en) | Computer system storing transmission control unit data with BIOS memory | |
| CN101421705B (en) | Multi media card with high storage capacity | |
| CN102043638A (en) | Computer system and computer startup setting method | |
| CN1367438B (en) | Semiconductor storage method for supporting several interfaces and device | |
| CN110781130A (en) | System on chip | |
| US20210141755A1 (en) | Bridge chip with function of expanding external devices and associated expansion method | |
| US20090240896A1 (en) | Microprocessor coupled to multi-port memory | |
| CN102880574A (en) | Method for simulating low speed parallel interface by using GPIO (general purpose input output) | |
| EP4266185A1 (en) | Microcontroller chip containing multi-protocol communication interface peripheral and operation method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070725 |
|
| CX01 | Expiry of patent term |