CN1328293A - Method and device for prevention interruption of updating BIOS - Google Patents
Method and device for prevention interruption of updating BIOS Download PDFInfo
- Publication number
- CN1328293A CN1328293A CN 00118119 CN00118119A CN1328293A CN 1328293 A CN1328293 A CN 1328293A CN 00118119 CN00118119 CN 00118119 CN 00118119 A CN00118119 A CN 00118119A CN 1328293 A CN1328293 A CN 1328293A
- Authority
- CN
- China
- Prior art keywords
- bios
- updating
- signal
- replacement button
- prevents
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Stored Programmes (AREA)
Abstract
A method and device for preventing the interruption of updating BIOS features that when BIOS is updating, an inhibit signal is sent from chip set to logic element for inhibiting the reset command sent from reset device, preventing error operation from interrupting the updating of BIOS.
Description
The present invention relates to a kind of Basic Input or Output System (BIOS) (basic input output system that prevents, interrupted method and apparatus when BIOS) upgrading, and be particularly related to a kind of when preventing updating BIOS, because of mistake is interrupted its method for updating and device by the replacement button.
When booting computer, (Central Processing Unit CPU) begins to carry out the start test procedure to CPU (central processing unit), the selftest and check whether all standard components exist wait work of starting shooting.The start test procedure is to leave in the ROM (read-only memory) of Basic Input or Output System (BIOS), so during booting computer, CPU can seek these programs automatically and move to carry out next one.
Sometimes, the user may need to revise the program that is stored in the ROM (read-only memory), but for a real ROM (read-only memory), it is impossible changing its program, can only be by changing the ROM (read-only memory) of modification process preface.Because semi-conductive technology is constantly progressive, developed and EROM (Erasable Programmable Read Only Memory), electronic type EROM (Electrically Erassble Programmable Read Only Memory) and flash memory (Flash Memory) etc., these storeies can be called nonvolatile memory (non-volatilememory), its characteristic is can allow the user see through special program come all programs in the updated stored device, and the program that deposits in the storer can not disappear because of the interruption of power supply supply, therefore has superior file maintenance characteristic.
Recently, by off the net year updating BIOS program of the network interconnection, and upgrade become very important of Basic Input or Output System (BIOS) with this program.Most of conventional art is just as ASUSLive Update Technology, can Auto-Sensing motherboard numbering (motherboard model) title and determine whether Basic Input or Output System (BIOS) is up-to-date version, and tell Basic Input or Output System (BIOS) on the motherboard whether user should upgrade you.Have one day midnight, more new mechanism can become and automatically perform and the ability of self.In fact, perhaps and do not know that Basic Input or Output System (BIOS) on the motherboard is whether in the program of upgrading the user, at this moment, if pressing replacement button, power switch button or any method, the user interrupts this program, in the data of the Basic Input or Output System (BIOS) that changes the programmable chip and after coming back to boot system, the user again can't normally open computer system.
Therefore the Basic Input or Output System (BIOS) of programmable chip carry out data for updating during, be the action that does not allow any interrupt system.The factor of interrupting the data of renewal Basic Input or Output System (BIOS) has power switch button, Ctrl-Alt-Del, keyboard, slide-mouse and replacement button etc.With present technology, but during the updating BIOS data of program chip on the motherboard, can pin the function of power switch button, Ctrl-Alt-Del, keyboard and slide-mouse by software mode, but can't pin the function of replacement button by software, if when someone presses the replacement button, in the situation that does not have to reset and cover, the data of Basic Input or Output System (BIOS) that can cause the programmable chip is chaotic and can't restore.
Therefore the invention provides a kind of mistake that prevents and interrupt the method and apparatus of updating BIOS by the replacement button, when Basic Input or Output System (BIOS) during in data for updating, then utilize logical circuit to pin the function of resetting, and can really pin the function of reset of computer system, to avoid because child or anyone shut down or the replacement computer system under anomic situation.
The present invention proposes a kind of mistake that prevents and interrupts the method for updating BIOS by the replacement button, comprising: at first, when Basic Input or Output System (BIOS) when carrying out data updating, then send the inhibition signal, moreover, send a reset signal.Carry out data updating when finishing when Basic Input or Output System (BIOS), then send a non-inhibition signal, and, the action of reset system carried out.
The present invention proposes a kind of mistake that prevents and interrupts the device of updating BIOS by the replacement button, comprise: chipset has an output terminal at least and upgrades indicator signal in order to output, and whether this upgrades indicator signal system and upgrade in order to the indication Basic Input or Output System (BIOS); Reset apparatus is sent reset signal; And logic element has first input end in order to receive the reset signal of reset apparatus, with the output terminal of second input end coupling chip group, upgrades indicator signal in order to receive, by upgrading indicator signal, the level of control reset signal.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, preferred embodiment cited below particularly, and conjunction with figs. are described in detail below:
Shown in Fig. 1 is to suppress to reset the process flow diagram of action when upgrading the data of Basic Input or Output System (BIOS); And
Shown in Fig. 2 is the synoptic diagram of reset system.
Label declaration:
22: replacement button (Reset Button)
24: or door (OR Gate)
26: Application Specific Integrated Circuit (Application Specific Integrated Circuit)
28: chipset (Chipset)
Shown in Fig. 1 is to suppress to reset the process flow diagram of action when upgrading the data of Basic Input or Output System (BIOS).When the data updating of the Basic Input or Output System (BIOS) of computer, then chipset can produce an inhibition signal (S10), this suppresses signal is the input end that is exported to a logic element by the output terminal of chipset, after this logic element receives and suppresses signal, one of the output terminal of logic element output can not reset signal in system, make and in the process of data for updating, can not interrupt its action.When user's desire replacement computer system, will make reset apparatus produce a reset signal (S12), for example to press the replacement button and produce reset signal, this reset signal is another input end of delivering to this logic element.
When Basic Input or Output System (BIOS) when the action of carrying out data for updating finishes, the output terminal of a chipset output non-inhibition signal (S14) then.This non-inhibition signal is an input end that inputs to logic element, this logic element is after receiving non-inhibition signal, another input end at logic element also receives the reset signal that reset apparatus is sent, then one of the output terminal of logic element output can reset signal in system, the work (S16) that this moment, system began to reset.
Shown in Fig. 2 is the synoptic diagram of reset system.It increases by a logic gate between general replacement button 22 and chipset 28, for example or the door (OR gate) 24.Or door 24 is except the reset signal RESET that receives replacement button 22 and produced, and also receives a renewal indicator signal UPDATE who whether is upgrading in order to the expression Basic Input or Output System (BIOS).Utilize or door 24, make reset signal can directly not be sent to chipset 28, cause because mistake makes in the process of carrying out updating BIOS by replacement button 22 and interrupted.
As shown in Figure 2, when wanting reset system, must see through replacement button 22 and send into the RESET pin of a reset signal to chipset 28, the action that system just can reset.Generally speaking, reset signal can be defined as when a pulse signal transfers low level state to by high level state and trigger the action of resetting.Generally speaking, if adopt negative edge to trigger when resetting, or the UPDATE pin of door 24 remains on low level, make or the output of door 24 identical with the level of RESET, with this system is reset.That is, when Basic Input or Output System (BIOS) is upgraded or system when being in general state, the then general service of chipset 28 output (general purpose output, GPO) pin can send low level signal to or the UPDATE pin of door 24 on.
When carrying out the data updating of Basic Input or Output System (BIOS), then chipset 28 can be sent an inhibition signal, with the action that suppresses to reset.This suppresses signal and can be exported by the GPO pin of chipset 28.In this example, the signal that the GOP pin of chipset 28 can be sent high level to or the UPDATE pin of door 24 on.At this moment, or the level of door 24 output can change reset signal, the system that makes can't reset.Therefore, the refresh routine of Basic Input or Output System (BIOS) just can not be interrupted by the replacement button because of mistake.Aforesaid or door 24 can be combined in an Application Specific Integrated Circuit (application specific Integratedcircuit, ASIC) 26 inside.
Therefore; advantage of the present invention provides a kind of mistake that prevents and interrupts the method and apparatus of updating BIOS by the replacement button; can pin the function of reset of replacement button really and effectively; and can be combined in the Application Specific Integrated Circuit as the logic element of the function of reset that pins the replacement button; need not increase extra element; can reduce the complexity of hardware circuit design; and reach the protection Basic Input or Output System (BIOS) during data for updating; avoid because of the input reset signal interrupts the action of data for updating the situation that causes again normal boot-strap to start.
In sum; though the present invention discloses as above with preferred embodiment; so it is not to be used to limit the present invention; any those skilled in the art; without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is when looking being as the criterion that accompanying Claim defines.
Claims (8)
1. a method that prevents from by mistake to interrupt by the replacement button updating BIOS comprises;
When described Basic Input or Output System (BIOS) is carried out data updating, then send one and suppress signal;
Send a reset signal;
Carry out data updating when finishing in described Basic Input or Output System (BIOS), send a non-inhibition signal; And
Carry out a replacement action.
2. the mistake that prevents as claimed in claim 1 is interrupted the method for updating BIOS by the replacement button, when described Basic Input or Output System (BIOS) is carried out data updating, then send described inhibition signal and interrupt the renewal of Basic Input or Output System (BIOS) to suppress to press the replacement button.
3. the mistake that prevents as claimed in claim 1 is interrupted the method for updating BIOS by the replacement button, described Basic Input or Output System (BIOS) is carried out data updating and finished, and sends described non-inhibition signal and carries out system's replacement to allow the pressing replacement button.
4. one kind prevents to miss the device that interrupts updating BIOS by the replacement button, comprising:
One chipset has an output terminal at least, upgrades indicator signal in order to export one, and whether described renewal indicator signal is upgraded in order to indicate described Basic Input or Output System (BIOS);
One reset apparatus is sent a reset signal; And
One logic element, have a first input end in order to receiving the described reset signal of described reset apparatus, couple the described output terminal of described chipset with one second input end, in order to receive described renewal indicator signal, by described renewal indicator signal, control the level of described reset signal.
5. the mistake that prevents as claimed in claim 4 is interrupted the device of updating BIOS by the replacement button, wherein said chipset is a programmable chip.
6. the mistake that prevents as claimed in claim 4 is interrupted the device of updating BIOS by the replacement button, wherein said reset apparatus is described replacement button.
7. the mistake that prevents as claimed in claim 4 is interrupted the device of updating BIOS by the replacement button, wherein said logic element is one or door.
8. the mistake that prevents as claimed in claim 4 is interrupted the device of updating BIOS by the replacement button, wherein said or door is combined in the Application Specific Integrated Circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 00118119 CN1125399C (en) | 2000-06-09 | 2000-06-09 | Method and device for prevention interruption of updating BIOS |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 00118119 CN1125399C (en) | 2000-06-09 | 2000-06-09 | Method and device for prevention interruption of updating BIOS |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1328293A true CN1328293A (en) | 2001-12-26 |
| CN1125399C CN1125399C (en) | 2003-10-22 |
Family
ID=4587105
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 00118119 Expired - Lifetime CN1125399C (en) | 2000-06-09 | 2000-06-09 | Method and device for prevention interruption of updating BIOS |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1125399C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101778023A (en) * | 2009-01-12 | 2010-07-14 | 华为终端有限公司 | Methods, devices and systems for implementing and controlling universal plug and play equipment |
| CN109643231A (en) * | 2016-09-16 | 2019-04-16 | 霍尼韦尔国际公司 | It is migrated during nonredundancy input/output (I/O) firmware |
| CN109753386A (en) * | 2019-01-16 | 2019-05-14 | 浪潮商用机器有限公司 | A kind of resetting control system of server and its BIOS and BMC |
-
2000
- 2000-06-09 CN CN 00118119 patent/CN1125399C/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101778023A (en) * | 2009-01-12 | 2010-07-14 | 华为终端有限公司 | Methods, devices and systems for implementing and controlling universal plug and play equipment |
| CN109643231A (en) * | 2016-09-16 | 2019-04-16 | 霍尼韦尔国际公司 | It is migrated during nonredundancy input/output (I/O) firmware |
| CN109753386A (en) * | 2019-01-16 | 2019-05-14 | 浪潮商用机器有限公司 | A kind of resetting control system of server and its BIOS and BMC |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1125399C (en) | 2003-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7069472B2 (en) | Method for restoring CMOS in a jumperless system | |
| US6253319B1 (en) | Method and apparatus for restoring a computer to a clear CMOS configuration | |
| CN101814035B (en) | Method and system to enable fast platform restart | |
| EP0556314B1 (en) | Method and apparatus for providing down-loaded instructions for execution by a peripheral controller | |
| CN100474247C (en) | Method for updating firmware in computer server systems | |
| CN107066362B (en) | Method for automatically processing fault memory bank | |
| US10409617B2 (en) | BIOS switching device | |
| US6711642B2 (en) | Method and chipset for system management mode interrupt of multi-processor supporting system | |
| US7613937B2 (en) | Method and apparatus for utilizing a microcontroller to provide an automatic order and timing power and reset sequencer | |
| JPH096486A (en) | System and method for computer with multiple postponement and restart function | |
| JPH08339246A (en) | System and method for computer with sorm session | |
| WO1992009143A1 (en) | Memory mapped keyboard controller | |
| JPH096459A (en) | System and method for computer with multilevel postponement timer | |
| EP0556280A4 (en) | Internal interrupt controller for a peripheral controller | |
| KR20010043130A (en) | Initializing and restarting operating systems | |
| CN110865830A (en) | Firmware updating method and computer system | |
| CN112970002A (en) | System for configurable error handling | |
| EP0871125A1 (en) | Logic module for implementing system changes on pc architecture computers | |
| CN101650647A (en) | Compatibility method for EFI platform | |
| US6108732A (en) | Method for swapping, adding or removing a processor in an operating computer system | |
| US6543008B1 (en) | Computer system and program rewriting method | |
| CN101201746A (en) | Method for setting ROM-BIOS | |
| CN1125399C (en) | Method and device for prevention interruption of updating BIOS | |
| US10990156B2 (en) | Method for calculating power-on hours of an electronic device and electronic device utilizing the same | |
| CN102455919A (en) | Automatic optimization setting method for basic input output system(BIOS) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20031022 |