CN1302362C - Access-easy multi-port structure an dits operating method - Google Patents
Access-easy multi-port structure an dits operating method Download PDFInfo
- Publication number
- CN1302362C CN1302362C CNB2004100006019A CN200410000601A CN1302362C CN 1302362 C CN1302362 C CN 1302362C CN B2004100006019 A CNB2004100006019 A CN B2004100006019A CN 200410000601 A CN200410000601 A CN 200410000601A CN 1302362 C CN1302362 C CN 1302362C
- Authority
- CN
- China
- Prior art keywords
- port
- working storage
- general working
- access
- scratch block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Static Random-Access Memory (AREA)
Abstract
The present invention relates to a multi-port structure, wherein each port is provided with a respective temporary memory zone; additionally, a universal temporary memory is used for automatically switching a required port to cause a central processing unit for access according to an indication of application software; state values of the rest unused ports are mapped in the universal temporary memory.
Description
Technical field
The present invention designs relevant for a kind of access device, the access device and the method for operating thereof of particularly a kind of multiport (ports).
Background technology
Along with the arriving of cyberage, (Personal Digital Assistant PDA) gradually becomes a kind of popular and necessary electronic product for personal electronic notebook device that is personal digital assistant.So-called personal digital assistant has following function: store personal information, visiting-card management, time management, individual stroke tracking setting and act summary etc., but the management of these data is for the modern times that require information to transmit fast, gradually, can not satisfy user's demand, therefore develop functions such as to have the instant report of electronic dictionary and stock market again.
Therefore for the user, gradually require to have the personal digital assistant of big storage capacity and tool expandability.When the data that stores when operating system and program complexity increase, when user's desire stores more data and when institute's desire was more complicated, the renewable ability of the requirement of personal digital assistant storage area and software i.e. increase thereupon.In order to obtain more storage area, or the increase expandability, most personal digital assistant can design an expansion port and come an external expansion board, and this expansion board can be a storage card, or the clip of an application software, increase the storage area of personal digital assistant by this.
Yet, the expansion effect of single port is still not enough for the user, for example when this expansion port inserts an application software clip, when carrying out the software of this expansion port, if when needing extra storage space to store great mass of data, obviously, single expansion port can not meet all users' demand.Therefore, the personal digital assistant for having the dual-port function promptly comes across on the market one after another.
Has the dual-port function in design; even the personal digital assistant regular meeting of multiport function runs into a problem; for example, one of them expansion slot expands clip if inserting one; another expansion slot then inserts another and expands clip; how to differentiate this two expansions clip this moment; choose correct clip and carry out access, promptly become the big problem in the design.Be to use an addressing line (address line) traditionally, create the state that another group working storage (register) stores the another port simultaneously, or incite somebody to action the working storage of single port originally, directly be distinguished into dual-port, but this practice all need be used extra addressing line, and significantly, its registration address (register address) of above-mentioned two kinds of methods is compared with the single port design and be inequality, therefore its driver needs correct again, and many addressing lines more increase its difficulty on circuit design.
Summary of the invention
In view of above-mentioned traditional double port/multiport personal digital assistant in design regular meeting run into a problem; promptly need addressing line of many uses to produce addressing space; therefore its driver needs correct again; and many addressing line more increases its difficulty on circuit design; therefore the present invention is directed to above-mentioned shortcoming proposes a kind of multi-port device; use a universal working storage (Global register) to come a plurality of ports are switched; keep the identical addressing address of each port; therefore driver needn't be made any modification, can increase the convenience in the maintenance.
A kind of multi-port device that is easy to access of the present invention has N port, and a central processing unit can use a plurality of ports of this multi-port device, and this multi-port device comprises at least:
N scratch block is respectively in order to store the operating value of this N port, and wherein the operating value of each port comprises a state value at least;
One general working storage, in order to store the controlling value and the state value that shines upon other untapped (N-1) individual ports that central processing unit is used for the port of access, device switches for you to choose;
One address decoder connects this central processing unit, in order to an address signal is decoded; And
One selector switch can be connected to this address decoder with corresponding scratch block according to the controlling value in this general working storage, carries out access for this central processing unit.
According to said apparatus of the present invention, also include a multiplexer and be connected with N scratch block with described general working storage, be used for selecting to map to the scratch block of working storage.
According to said apparatus of the present invention, also include one and select circuit to be connected with described multiplexer, in order to control described multiplexer with described general working storage.
According to said apparatus of the present invention, when N=2, described multi-port device includes first scratch block and second scratch block, and when first scratch block was connected to address decoder, the state value of second scratch block can map to described general working storage.
According to said apparatus of the present invention, when N=2, described multi-port device includes first scratch block and second scratch block, and when second scratch block was connected to address decoder, the state value of first scratch block can map to described general working storage.
According to said apparatus of the present invention, a described N scratch block has identical address space.
The present invention provides a kind of access method of multi-port device in addition, and this multi-port device includes a plurality of scratch block, stores the operating value of a plurality of ports respectively, and wherein each operating value comprises a state value at least; One general working storage stores a controlling value at least; One central processing unit can use one of a plurality of ports in the multi-port device to carry out data access, and this access method is:
According to the controlling value in this general working storage should a plurality of scratch block one of them be connected to this central processing unit, carry out access for this central processing unit;
According to the controlling value in this general working storage these all the other scratch block are connected to this general working storage, stored state value is mapped to this general working storage.
According to said method of the present invention, described mapping is meant that the state value that this scratch block is stored maps in this general working storage.
According to said method of the present invention, described a plurality of scratch block have identical address space.
According to said method of the present invention, also include the step of using a multiplexer to select to map to the scratch block in the general working storage.
Description of drawings
Figure 1 shows that dual-port selection circuit block diagram of the present invention.
Figure 2 shows that dual-port scratch block of the present invention address synoptic diagram.
Figure 3 shows that dual-port selection circuit the opposing party block diagram of the present invention.
Figure 4 shows that the present invention is according to the scratch block address synoptic diagram under Fig. 3 dual-port selection circuit design device.
Figure 5 shows that and use the device synoptic diagram that is installed in the multiport of the present invention.
Figure 6 shows that multiport scratch block of the present invention address synoptic diagram.
Figure 7 shows that multiport of the present invention selects circuit to establish block scheme.
Figure 8 shows that the present invention selects the synoptic diagram of the scratch block address under the circuit design device according to Fig. 7 multiport.
Embodiment
Identical with single port according to its addressing method of design apparatus of the present invention, therefore for the design of driver, the design that can continue to use single port increases its simplification, with the convenience of safeguarding.Below promptly introduce circuit design of the present invention, but it should be noted that enforcement of the present invention is when being not limited only in the two-port device design of other multi-port devices, also applicable following embodiment with the embodiment of the personal digital assistant of a tool dual-port design.
With reference to shown in Figure 1; skeleton diagram for two-port device 100 of the present invention; in this two-port device; suppose that this dual-port is respectively port A and port B; scratch block is separately all arranged; wherein scratch block 110 is the scratch block of port A; and scratch block 112 is the scratch block of port B; this two scratch block is to use identical address, and wherein scratch block 110 and 112 can have state working storage (statusregister) usually; control working storage (control register); data input working storage (data inregister); data output working storage (data out register) and I/O control working storage (I/O control register).The present invention uses one group of general working storage 104 in addition, in order to store state value and the controlling value by port A or port B mapping.
When carrying out access, central processing unit 114 can be according to the controlling value in the general working storage 104, port A or port B are carried out access, and the port that is not carried out access by central processing unit 114, state value in its scratch block can be mapped in the general working storage 104, so central processing unit 114 can be by learning its state in the general working storage 104.
The present invention also comprises a multiplexer 106 and an address selector 108 in addition, wherein the effect of address selector 108 is to be used for selecting scratch block, for central processing unit 114 accesses, and multiplexer 106 is the scratch block that are used for selecting to map to general working storage 104.And an address decoder 102, be to allow central processing unit 114 by this address demoder 102, after carrying out the decoding of address signal, by general working storage 104, control multiplexer 106 and carry out access to choose one of them port, and the state value in the scratch block of another port is mapped to general working storage 104 with address selector 108.Yet, it should be noted that if general working storage 104 has enough spaces, the state value of port A and port B can be mapped directly in the general working storage 104, and needn't use multiplexer 106.
For example when controlling value temporary in the general working storage 104 is " 0 ", that is port A is the port of access that central processing unit is desired this moment, central processing unit 114 meetings this moment are by address decoder 102 selected scratch block 110, that is port A is as the access port of central processing unit 114.On the other hand, by multiplexer 106, the state value in the scratch block 112 promptly can be mapped to general working storage 104.This moment, central processing unit 114 only needed not only can choose port A and carry out access by this address demoder 102, also can understand the state of port B.
In like manner, when controlling value temporary in the general working storage 104 be " 1 ", that is port B is the port of access that central processing unit is desired, and passes through address selector 108 at this moment, central processing unit 114 promptly can be selected scratch block 112, that is port B is as the access port of central processing unit 114.On the other hand, by multiplexer 106, the state value in the scratch block 110 promptly can be mapped to general working storage 104.This moment, central processing unit 114 only needed not only can choose port B and carry out access by this address demoder 102, also can understand the state of port A.Setting that so it should be noted that the Boolean Algebra value can be ordered certainly by the user, and if general working storage 104 has enough spaces, also the state value of port A and port B can be mapped directly in the general working storage 104, and not use multiplexer 106.
Consult shown in Figure 2, synoptic diagram for port A and port B scratch block address arrangement according to the present invention, this two scratch block is to use identical address, suppose that wherein the state value (status) of port A and controlling value (control) etc. are stored in address xxx000 to xxx101 respectively, then general working storage can be arranged among address xxx110 and the xxx111, and this general working storage is in order to store a state value and the controlling value by port A or port B mapping.When but port A port B stored among the general working storage address xxx111 selects signal sets to be port A access, the state value of port B (status) can map to address xxx110, therefore central processing unit also can be known the state of port B simultaneously when the data of access port A.
Otherwise, but when selecting signal sets to be port B access as if port A port B stored among the general working storage address xxx111, the state value of port A (status) can map to address xxx110, so central processing unit also can be known the state of port A simultaneously when the data of access port B.
On the other hand, invention two-port device 100 of the present invention, if general working storage 104 has enough address spaces, in the time of can allowing the state value of port A and port B map to general working storage 104 simultaneously, then also can not use multiplexer 106, the two-port device of this moment as shown in Figure 3, when carrying out the access of this two-port device, central processing unit 114 can be according to the controlling value in the general working storage 104, port A or port B are carried out access, simultaneously the state value of port A in port B scratch block is mapped in the general working storage 104, this moment, central processing unit 114 can be by the state of learning port A and port B in the general working storage 104 together.
Consult shown in Figure 4, be two-port device its port A of Fig. 3 according to the present invention and the address arrangement synoptic diagram of port B scratch block, this two scratch block is to use identical address, suppose that wherein the state value (status) of port A and controlling value (control) etc. are stored in address xxx000 to xxx100 respectively, then general working storage can be arranged among the xxx101 to xxx111 of address, and this moment, general working storage then can store the state value and a controlling value of being shone upon with port B by port A simultaneously.For example, when but port A port B stored among the general working storage address xxx111 selects signal sets to be port A access, the state value (status) of device port A and port B can map among address xxx101 and the xxx110 simultaneously according to this at this moment, therefore central processing unit can be known the state of port A and port B simultaneously when the data of access port A.
In like manner, but when selecting signal sets to be port B access as if port A port B stored among the general working storage address xxx111, this moment is under this device, the state value of port A and port B (status) can map among address xxx101 and the xxx110 simultaneously, therefore central processing unit can be known the state of port A and port B simultaneously when the data of access port B.
It should be noted that, though above-mentioned described embodiment only is used in the dual-port design, but the present invention also can expand in the multiport design, its main device is all constant, still be to use a general working storage select one will be by the port of access, remaining port then maps to the state value in its scratch block in the general working storage, central processor can use same address to carry out access in this, the not only optional port of getting the desire execution carries out access, also can understand the state of all the other ports, and it selects the circuit design of port can use traditional selection circuit to reach.
For example can be as shown in Figure 5 for the circuit design device of four ports of a tool, wherein in this system, suppose that these four ports are respectively port A, port B, port C and port D, scratch block is separately all arranged, wherein scratch block 310 is the scratch block of port A, and scratch block 312 is the scratch block of port B, and scratch block 314 is the scratch block of port C, and scratch block 316 is the scratch block of port D, and this four scratch block is used identical address.Same, use a general working storage 304, in order to store the state value and a controlling value of being shone upon by port A, port B, port C or port D, it is the port of access that selection is desired to carry out.When carrying out access, central processing unit 300 can be according to the controlling value in the general working storage 304, one of them carries out access to port A, port B, port C or port D, and not by the port of central processing unit access, state value in its scratch block can be mapped in the general working storage 304, central processor can be by the state of understanding other ports in the general working storage 304 in the process of access in this.
Same, a multiplexer 306 can be used for selecting to map to the scratch block of general working storage 304, and an address selector 308 be used for selecting scratch block, for the central processing unit access by a selection circuit 318 controls.When central processing unit passes through this address demoder 302, after carrying out the decoding of address signal, can pass through general working storage 304, come control address selector switch 308 and multiplexer 306 to carry out access, and the state value in its excess-three port scratch block is mapped to general working storage 304 to choose one of them port.Certainly, if general working storage 304 has enough spaces, then the state value of port A, port B, port C and port D can be mapped directly in the general working storage 304, and needn't use multiplexer 306.
Consult and Figure 6 shows that port A, port B, port C and port D scratch block address arrangement synoptic diagram, this four scratch block is to use identical address, wherein if the state value (status) of port A and controlling value (control) etc. are stored in address xxx0000 to xxx1011 respectively, then can arrange address xxx1100 to xxx1111 is a general working storage, respectively in order to store the state value and a controlling value of being shone upon by port A, port B, port C or port D.When controlling value stored among the general working storage address xxx1111 is switched the data of central processing unit access port A, then its excess-three port state value (status) can map to address xxx1100 to xxx1110.Therefore when central processing unit during, also can know the state of all the other ports simultaneously in the data of access port A.Wherein general scratch block data arrangement is not limited in its above.
For example, if designed general working storage 304 has enough address spaces, in the time of can allowing the state value of port A, port B, port and port D map to general working storage 304 simultaneously, then can not use multiplexer 306 and select circuit 318, the multi-port device of this moment as shown in Figure 7.When carrying out the access of this multi-port device, central processing unit 300 can be according to the controlling value in the general working storage 304, one of them carries out access to port A, port B, port C or port D, simultaneously port A, port B, the state value of port C in port D scratch block are mapped in the general working storage 304, central processor also can be by the state of understanding all of the port in the general working storage 304 in the process of access in this.
Consult shown in Figure 8, address arrangement synoptic diagram for its port of multi-port device A, port B, port C and the port D scratch block of Fig. 7 according to the present invention, this four scratch block is to use identical address, wherein if the state value (status) of port A and controlling value (control) etc. are stored in address xxx0000 to xxx1010 respectively, then can arrange address xxx1011 to xxx1111 is a general working storage, respectively in order to store the state value and a controlling value of being shone upon by port A, port B, port C and port D.For example, when controlling value stored among the general working storage address xxx1111 is switched the data of central processing unit access port A, this moment, the state value (status) of port A, port B, port C and port D can map to address xxx1011 to xxx1110 respectively under this device.Therefore when central processing unit during, also can know the state of all of the port in the data of access port A.
The present invention utilizes a universal working storage to come dual-port or multiport are switched, and keeps the identical addressing address of each port.Because the addressing address of each port is identical, driver needn't be made any modification, therefore more apparent facility in the maintenance that drives formula.The present invention need not use extra addressing line on the circuit design of multiport in addition again, so the complexity of its circuit design can greatly reduce.
The above; only for the preferable embodiment of the present invention, but protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement, all should be encompassed in protection scope of the present invention in.Therefore, protection scope of the present invention should be as the criterion with the protection domain of claims.
Claims (5)
1, a kind of multi-port device that is easy to access is characterized in that: this multi-port device has N port, and a central processing unit can use a plurality of ports of this multi-port device, and this multi-port device comprises at least:
N scratch block is respectively in order to store the operating value of this N port, and wherein the operating value of each port comprises a state value at least;
One general working storage, in order to store the controlling value and the state value that shines upon other untapped (N-1) individual ports that central processing unit is used for the port of access, device switches for you to choose;
One address decoder connects this central processing unit, in order to an address signal is decoded; And
One selector switch can be connected to this address decoder with corresponding scratch block according to the controlling value in this general working storage, carries out access for this central processing unit;
Wherein, a described N scratch block has identical address space.
2, a kind of multi-port device that is easy to access as claimed in claim 1 is characterized in that: also include a multiplexer and be connected with N scratch block with described general working storage, be used for selecting to map to the scratch block of general working storage.
3, a kind of multi-port device that is easy to access as claimed in claim 2 is characterized in that: also include one and select circuit to be connected with described multiplexer with described general working storage, in order to control described multiplexer.
4, a kind of access method of multi-port device, this multi-port device includes a plurality of scratch block, stores the operating value of a plurality of ports respectively, and wherein each operating value comprises a state value at least; One general working storage stores a controlling value at least; One central processing unit can use one of a plurality of ports in the multi-port device to carry out data access, and this access method is:
According to the controlling value in this general working storage should a plurality of scratch block one of them be connected to this central processing unit, carry out access for this central processing unit;
According to the controlling value in this general working storage these all the other scratch block are connected to this general working storage, stored state value is mapped to this general working storage;
Wherein, described a plurality of scratch block has identical address space.
5, the access method of a kind of multi-port device as claimed in claim 4 is characterized in that: also include the step of using a multiplexer to select to map to the scratch block in the general working storage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100006019A CN1302362C (en) | 2004-01-13 | 2004-01-13 | Access-easy multi-port structure an dits operating method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100006019A CN1302362C (en) | 2004-01-13 | 2004-01-13 | Access-easy multi-port structure an dits operating method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1641537A CN1641537A (en) | 2005-07-20 |
| CN1302362C true CN1302362C (en) | 2007-02-28 |
Family
ID=34866815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100006019A Expired - Fee Related CN1302362C (en) | 2004-01-13 | 2004-01-13 | Access-easy multi-port structure an dits operating method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1302362C (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4821182A (en) * | 1978-07-21 | 1989-04-11 | Tandy Corporation | Memory address decoding system |
| CN1236127A (en) * | 1998-05-15 | 1999-11-24 | 鸿友科技股份有限公司 | Parallel interface controller capable of connecting with multiple peripheral equipments and method |
| CN1236955A (en) * | 1998-05-22 | 1999-12-01 | 国际商业机器公司 | Global wire management apparatus and method for multiple-port random access memory |
-
2004
- 2004-01-13 CN CNB2004100006019A patent/CN1302362C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4821182A (en) * | 1978-07-21 | 1989-04-11 | Tandy Corporation | Memory address decoding system |
| CN1236127A (en) * | 1998-05-15 | 1999-11-24 | 鸿友科技股份有限公司 | Parallel interface controller capable of connecting with multiple peripheral equipments and method |
| CN1236955A (en) * | 1998-05-22 | 1999-12-01 | 国际商业机器公司 | Global wire management apparatus and method for multiple-port random access memory |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1641537A (en) | 2005-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6480931B1 (en) | Content addressable storage apparatus and register mapper architecture | |
| KR100244841B1 (en) | High-speed, multiple-port, interleaved cache with arbitration of multiple access addresses | |
| US6845024B1 (en) | Result compare circuit and method for content addressable memory (CAM) device | |
| US20050055493A1 (en) | [method for accessing large block flash memory] | |
| US6789167B2 (en) | Method and apparatus for multi-core processor integrated circuit having functional elements configurable as core elements and as system device elements | |
| US7743237B2 (en) | Register file bit and method for fast context switch | |
| US5499204A (en) | Memory cache with interlaced data and method of operation | |
| WO2007067739A1 (en) | Memory access request arbitration | |
| CN1716180A (en) | Semiconductor devices | |
| CN1043401A (en) | Increase the selection of locating ROM in the Computer Storage space | |
| US6366996B1 (en) | Page memory management in non time critical data buffering applications | |
| CN1140869C (en) | Definition of order priority in ring buffer area | |
| EP1811370A2 (en) | A first-in first-out (FIFO) memory architecture providing multiport functionality | |
| JPH0668736B2 (en) | Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles | |
| US6034965A (en) | Multi-stream associative memory architecture for computer telephony | |
| CN110781130A (en) | System on chip | |
| US7774583B1 (en) | Processing bypass register file system and method | |
| CN101421705A (en) | Multi media card with high storage capacity | |
| CN100565475C (en) | Associative memory device | |
| CN1302362C (en) | Access-easy multi-port structure an dits operating method | |
| CN1758208A (en) | Method of proceeding access multikind storage on chip select outer unibus | |
| CN101194236A (en) | Architecture for a multi-port cache memory | |
| CN101667462A (en) | Repair module for memory, repair device using the same and method thereof | |
| US6760273B2 (en) | Buffer using two-port memory | |
| CN1619517A (en) | Multichannel internal integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070228 Termination date: 20100222 |