CN1270579C - Method of and apparatus for isochronous data communication - Google Patents
Method of and apparatus for isochronous data communication Download PDFInfo
- Publication number
- CN1270579C CN1270579C CNB008005486A CN00800548A CN1270579C CN 1270579 C CN1270579 C CN 1270579C CN B008005486 A CNB008005486 A CN B008005486A CN 00800548 A CN00800548 A CN 00800548A CN 1270579 C CN1270579 C CN 1270579C
- Authority
- CN
- China
- Prior art keywords
- packet
- time
- data
- clock
- markers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000006854 communication Effects 0.000 title claims abstract description 63
- 238000004891 communication Methods 0.000 title claims abstract description 62
- 238000000034 method Methods 0.000 title claims description 49
- 230000005540 biological transmission Effects 0.000 claims description 34
- 230000001360 synchronised effect Effects 0.000 claims description 19
- 230000008569 process Effects 0.000 claims description 9
- 238000012546 transfer Methods 0.000 claims description 4
- 238000012423 maintenance Methods 0.000 claims description 2
- 238000013508 migration Methods 0.000 claims description 2
- 230000005012 migration Effects 0.000 claims description 2
- 241001604129 Polydactylus Species 0.000 claims 1
- 238000012545 processing Methods 0.000 abstract description 7
- 230000001419 dependent effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40052—High-speed IEEE 1394 serial bus
- H04L12/40058—Isochronous transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0664—Clock or time synchronisation among packet nodes using timestamps unidirectional timestamps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40052—High-speed IEEE 1394 serial bus
- H04L12/40071—Packet processing; Packet format
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/436—Interfacing a local distribution network, e.g. communicating with another STB or one or more peripheral devices inside the home
- H04N21/4363—Adapting the video stream to a specific local network, e.g. a Bluetooth® network
- H04N21/43632—Adapting the video stream to a specific local network, e.g. a Bluetooth® network involving a wired protocol, e.g. IEEE 1394
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
- H04L2012/5616—Terminal equipment, e.g. codecs, synch.
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5649—Cell delay or jitter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5664—Support of Video, e.g. MPEG
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
- Enzymes And Modification Thereof (AREA)
Abstract
In order to enable isochronous data to be transmitted over communications systems which may introduce timing jitter each packet of isochronous data is provided with a timestamp which indicates to a receiver the time at which a packet should be processed. The receiver notes the time the first packet of a data stream arrive and adds a given offset time which is greater than or equal to the maximum jitter to produce a time t1. Each succeeding packet is processed at a time t=t1+(Tn-T1), where T1 is the timestamp in the first data packet and Tn is the timestamp in the current packet. Thus the processing at the receiver is dependent on the relative times of arrival of the packets rather than the absolute times defined by the timestamps.
Description
Technical field
The present invention relates to a kind of method, be used for revising timing error by packet communication network transmission isochronal data (isochronous data), wherein at least some packets markers is arranged, these markers are told receiver deal with data when, the invention still further relates to the device of this method of realization.
Background technology
In digital communication system, usually will be divided into packet from the information that emitter sends to receiving system.When this communication system was passed through in these packets, they can be delayed a period of time of different length.
Require between emitter and receiving system, to keep accurate synchronized relation by the communication system transmits isochronal data, so that guarantee the service quality of this communication system.This isochronal data can transmit for example video or audio service.If communication system can not keep synchronously, may just can't provide its quality acceptable video and/or audio service at the receiving terminal of transmission between emitter and receiving system.
An example of this application is transmission of digital audio frequency and/or vision signal, and these signals are encoded according to MPEG (mobile motion picture expert group version) standard.The bit clock of MPEG decoder must move with identical speed with the bit clock that according to mpeg standard data is carried out in the apparatus for encoding at first in the playing device.For this reason, mpeg standard requires code device to insert a markers in some packets of mpeg data, and these markers are called program clock benchmark (PCR) or system clock reference (SCR).Code translator detects and reads PCR or SCR value, and utilizes these values to send a signal to its internal clocking, controls its speed.
If the needed rate sending data grouping of real-time processing that dispensing device is used with receiving terminal of communication system, and each packet is all identical for each packet by the time delay of communication system transmits, and so such timing relationship just can be kept.
Yet in the real figure communication system, for example in IEEE 1394, Hiperlan (high performance radio local area network (LAN)), ATM (asynchronous transfer mode) or UMTS (universal mobile telecommunications system) lining, the time of delay of different pieces of information grouping may be different.In transmission mpeg encoded data conditions, such transmission delay variation can cause the corrected signal of mistake is offered the internal clocking of decoder.
Someone advises adopting a kind of method to solve this transmission flutter effect, and this method adopts a buffer in receiving system, and the packet of receiving that sends to described application is stored temporarily in this buffer.The applying portion that these packets are taken out in the buffer for receiving system uses then, perhaps passes to the next stage of communication system, and its speed is by there being the data volume in buffer to decide as an algorithm of an input.If there are not extra characteristics, this method has some shortcomings, comprises the size and the cost of needed buffer, and from the precision of the speed of buffer dateout.
No. 5790543 U.S. Patent Publication another kind of method, this method is claimed and can be solved the transmission jitter problem.This patent adopts another clock that is independent of transfer clock in receiving system, that is to say that this receiver clock is not synchronous with transmitter clock.Deduct the difference between the markers of continuous data grouping of the difference in the Expected Arrival Time of representing continuous data grouping the difference between the value of this another independent clock of packet due in.Previous difference is called the actual packet interval time of advent.Allegedly subtract each other the result who obtains like this and represent the shake of experiencing by packet in the process of communication system transmits.Yet the inventor believes that this process can't obtain transmitting the accurate correction value of any shake of data.
When in each device in the communication system an independent clock being arranged all, a kind of method that solves this transmission jitter problem is to use the packet by communication system transmits to allow these independent clocks keep synchronously.For this reason, emitter can increase another markers in some or all isochronous data packet, and these packets explanations are ready to for after sending beginning one predetermined time interval from these packets, the value of independent clock in the emitter.This markers can be received device and detect subsequently and read out.Should send orthochronous that packet shakes to not have of using and be the moment that time scale value in the packet equals the value of synchronised clock in the receiving system.This predetermined space must make this markers corresponding to unlike the moment early of the current time in the receiver.This method for example can be used for, and uses common isochronal data grouping (CIP) form of IEC 61883 definition shown in Figure 1 to transmit in the isochronal data on IEEE 1394 buses.Each device on the IEEE1394 bus all comprises a 24.576MHz, the clock of complete independent operating, and its one-period length is 40.69ns.This cycle (period) is called one " cycle (tick) ".Each device that can handle isochronal data on IEEE 1394 buses comprises that also register circulation timei (CTR), its form illustrate in Fig. 2, it comprises one 32 current time value.This counter is upgraded once by the every 40.69ns of described 24.576MH clock.In addition, a mechanism of definition is defined as one of device on IEEE 1394 buses " master clock (Cycle Master) " among the IEEE 1394.Keep synchronously between the CTR of all devices on bus IEEE 1394 buses in order to allow, after average per 3072 cycles, master clock all will be launched " circulation beginning " packet.This " circulation beginning " packet comprises the currency of CTR in the master clock.A non-master clock (non-CycleMaster) device that comprises a CTR receives that value that a circulation beginning packet is interpreted as comprising in will circulation beginning packet writes the order of the CTR of receiving system.With the isochronal data grouping that the dispensing device of CIP form on IEEE 1394 buses sends, put on a markers.This markers represent a constant offset encoder or with other isochronal data source provide for the CTR value in the moment emitter of described packet of transmission with.When receiving system was received such data grouping, it was kept at this packet in the buffer, equaled CTR value in the receiving system up to the time scale value of this packet.During this time, this packet application that can be received in the device is handled.Obviously, the value of the device of ability when this method depends on the CTR absolute value and equals on IEEE 1394 buses all and have etc., the value that also depends on constant offset is put on when this deviant is added in greater than transmission delay total between emitter and the receiving system.With a communication bridge, for example according to IEEE p 1394.1 standards, when different IEEE1394 buses was linked together, these dependences became a serious problem.Under this latter event, though the CTR value when all have etc. on these specific IEEE 1394 buses in the device of ability all keeps on frequency and absolute value synchronously according to the CTR in the master clock on this specific bus, the absolute value of CTR may be unequal on the different bus.In addition, when the bridge between these packets processes IEEE 1394 buses, can introduce extra uncertain delay.Therefore, in the bridge in IEEE p 1394.1 between the bus of definition, be necessary to detect the CIP markers in the isochronal data grouping, and revise them with the absolute difference between the relative both sides CTR value of reflection bridge, and the delay that the isochronal data grouping is run into when transmitting by bridge, so that when receiving system is received the isochronal data grouping, these markers still can be represented the following moment of CTR in the receiving system.In addition, this CIP form all comprises two independent markers usually, and these two markers all need to revise in a like fashion.The shortcoming of this method is included in the complexity of additional delay inherent in the process of modification time in the bridge, bridge and problem that cost is brought and it and has destroyed communication system this fact of osi model (Fig. 3) according to the protocol stack works fine of being made up of independent stratum.
Summary of the invention
An object of the present invention is to provide a kind of method that is used to revise timing error by data packet communication network transmission isochronal data the time, wherein at least some packets comprise markers, these markers are told the moment that receiver should deal with data, and at least some shortcomings in the art methods are overcome.Another object of the present invention provides the device that is used to realize this method.
The invention provides a kind of a kind of method of revising timing error by packet-based communication network transmission isochronal data the time, wherein at least some packets comprise markers, these markers to receiver indication should deal with data the moment, it is characterized in that this method may further comprise the steps:
A) insert emission time scale in the isochronal data grouping, these emission time scales are relevant with the determined absolute time of transmit clock, and these markers will be by a transmission network transmission;
B) receive these packets, detect and blotter emission time scale wherein;
C) provide a receiver clock, this receiver clock is synchronous with described transmit clock on frequency, but needn't be synchronous with described transmit clock on absolute time;
D) receive the absolute time that stores this receiver clock when comprising when transmission first packet of target;
E) add skew preset time on the time at the receiver clock that stores, this skew changed more than or equal to the maximum time between the packet of receiving continuously, determined the output time of first packet of receiving with this;
F) deduct emission time scale value in first packet of receiving in the emission time scale in the packet that each is received subsequently; With
G) emission time scale with the current data grouping gets on the output time that the difference between the emission time scale of first packet is added to first packet, to determine the output time of current data grouping.
Like this, target absolute value when method of the present invention does not rely on, but can receive that the later given time of first packet begins to handle the packet of receiving, the moment of handling the grouping of each subsequent data by the markers of first packet with the difference decision between the markers of current data grouping.By guaranteeing that clock frequency in the receiver locks onto the frequency in the transmitter, simultaneously preset time is more than or equal to maximum variation of the time between the packet of receiving continuously, can guarantee that processing to the packet of receiving is constantly with the clock synchronization in the encoder.
In order to realize method of the present invention, the present invention also provides a kind of device that is used for revising timing error when transmitting isochronal data by packet-based communication network, wherein at least some packets comprise markers, these markers to receiver indication should deal with data the moment, it is characterized in that this device comprises: be used for inserting in the isochronal data grouping markers module of emission time scale, these markers are relevant with the determined absolute time of transmit clock; Be used for output by the transmission network transmission of data packets; The markers detector that is used to receive packet and detects emission time scale; Be used for buffer with the blotter emission time scale; A receiver clock, it with transmit clock on the frequency synchronously but needn't be on absolute time synchronously; Store the latch of the absolute time of receiver clock when being used to receive first packet that comprises an emission time scale; Skew preset time is added to the adder circuit that the stored receiver clock time gets on, described time migration changed more than or equal to the maximum time between the packet of receiving continuously, to determine the output time of first received packet; Emission time scale from the packet that each is received subsequently deducts the subtracter of the emission time scale value of first packet of receiving; And the emission time scale of current data grouping got on the output time that the difference between the emission time scale of first packet is added to first packet, with the device of the output time of determining the current data grouping.
According to the present invention, a receiving system is coupled together with an emitter by communication system.Can receive be included on the frequency synchronously with the receiving system of handling isochronal data but absolute value not necessarily with an identical clock of a similar clock in the emitter.
Emitter is added to markers in isochronal data stream in some or all packets and goes, and sends to receiving system by communication system.These markers can or be represented the value of clock in the emitter, the value of perhaps representing clock in the emitter with a fixed constant skew and, this constant offset both can be on the occasion of also can being negative value.If adopted so fixing skew, the present invention does not just require this deviant is passed to receiving system.
Receiving system has and is used for detecting markers and the device of scale value when depositing.During first packet of stream, receiving system is with the moment t of the synchronised clock of its inside when receiving system is received etc. by communication system
1And target value T in the packet time
1Deposit.Then this markers is put into a period of time Δ in the buffer, the time Δ here is selected to the maximum jitter that takes place probably more than or equal in such communication system.Experienced after a period of time Δ, this packet has been offered the next stage of receiving system or communication system from buffer.
When receiving system was received each subsequent data grouping of data flow from communication system when, receiving system detected and stored the time scale value T of this packet before depositing packet in register
nAt moment t
1+ Δ+(T
n-T
1), divide into groups from n the data that buffer is exported this stream.
Like this, all because of each absolute time mark being shut away mutually with the receiving system clock internal and being removed, this receiving system is realized synchronously with the internal clocking in the emitter by communication system in any shake that communication system may be brought.
When adopting in the target communication system, method of the present invention is particularly useful for overcoming shake, and these markers are relevant with the absolute value of a clock, utilize the signal that transmits on the communication system, clock in the communication system in the receiving system is synchronous on frequency, but not necessarily synchronous on absolute value.Particularly, method of the present invention does not need to understand the maximum delay value that may experience by the packet of described communication system transmits.But the same with all art mechanisms of revising shake, this method needs to understand poor between the minimum and maximum delay of the packet experience in this data flow really.In addition, method of the present invention need not carried out any modification to markers in transmission of data packets, need not carry out any modification when receiving system receives packet yet.Method of the present invention has simple advantage, for all later subsequent data groupings of a data grouping in the stream, each packet all only need be carried out an add operation and subtraction, just can eliminate all shakes, and concern corresponding time relationship dateout grouping with the original time of in emitter, waiting in line to launch with packet basically.In addition, owing in emission process, do not need to revise any markers, the present invention to meet the layering osi model thought of design of communications system fully.The present invention can utilize on frequency and keep synchronous ready-made clock to eliminate shake reliably by communication system, thereby eliminates long term drift.
When sending isochronal data by packet communication system, the present invention also is provided for revising the device of timing error, wherein at least some packets comprise markers, when these markers tell that receiver should deal with data, these devices are included in the device that inserts emission time scale in the isochronal data grouping, these markers are relevant with the absolute time of transmit clock, they will be by a transmission network emission, these devices also comprise the device that receives packet and detection and blotter emission time scale, be included on the frequency but needn't on absolute time, follow a synchronous receiver clock of transmit clock, comprise the device that stores the receiver clock absolute value when receiving first packet that comprises emission time scale, the receiver clock time that skew preset time is added to storage is got on, device with first packet output time in the packet of determining to receive, this skew changed more than or equal to the maximum time between the packet of receiving continuously, the device that comprises the emission time scale value that from the emission time scale of each packet of receiving subsequently, deducts first packet of receiving, and the emission time scale that stores the current data grouping gets on the output time that the difference between the emission time scale of first packet is added to first packet, to determine the device of current data grouping output time.
Such device is constructed according to a kind of method of the present invention, and it can utilize this method mode when waiting that data are transmitted to receiving system from emitter, and work when not needing communication network etc.
By the following explanation that one embodiment of the invention is carried out, simultaneously with reference to the following drawings, above characteristics of the present invention and advantage and its its feature and advantage will be more obvious.In these accompanying drawings:
Fig. 1 illustrates the data packet format of IEEE 1394 and IEC 61883 standard codes;
Fig. 2 illustrates the form of register circulation timei;
Fig. 3 illustrates the layering osi model of communication system;
Fig. 4 is suitable for realizing method of the present invention with the formal specification of block diagram, comprises a communication system of two interconnected IEEE 1394 bus systems;
Fig. 5 encodes according to mpeg standard with the formal specification of block diagram, a source of the data by communication system shown in Figure 4 emission;
Fig. 6 launches an emitter of mpeg data by communication system shown in Figure 4 with the formal specification of block diagram;
Fig. 7 is with the part of a master clock of formal specification IEEE 1394 buses of block diagram; With
Fig. 8 receives a receiving system of the mpeg encoded data of launching by communication system with the formal specification of block diagram.
Fig. 4 wherein provides a kind of method with an embodiment of the formal specification device of the present invention of block diagram, revises timing error when being used for by packet communication system emission isochronal data.As shown in Figure 4, this communication system comprises article one and second IEEE 1394 buses 1 and 2, and they couple together by transmission bridge 3.System clock on the bus 1 is synchronous with the clock holding frequency on the bus 2 by a frequency lock device 4.The source of mpeg encoded data 5 is by feed-in emitter 6, and this device 6 receives these mpeg encoded data, and it is inserted packet, sends to bus 1 and gets on.Also connected a master clock 7 on the bus 1, it keeps all clocks in the device that connects on the bus 1 synchronously with the clock in the master clock.Receiver 8 links to each other with bus 2, is used for the packet that comprises the mpeg encoded data of receiving and transmitting unit 6 emissions.Also have a master clock 9 to connect, and determined to comprise receiver 8, be used to receive and handle the packet of receiving with the clock of all devices of bus 2 connections with bus 2.This master clock 9 is identical with master clock 7 on frequency, but different on absolute time.In this embodiment, data source 5 presents mpeg coded video or audio signal to emitter 6 and the receiving system that comprises a MPEG decoder.Data are with comprising that a decoder is not essential for the present invention in mpeg standard coding and the receiving system.For example, receiving system can only write down MPEG or other coded data, and relaying is given another device that comprises such decoder.
Fig. 5 illustrates an embodiment of mpeg encoded signal source, and it can be used in the communication system shown in Figure 4.It comprises a video camera 50, and its output is by feed-in mpeg encoder 51, and it comprises a processor 52, markers module 53 and a clock-signal generator 54.The output of mpeg encoder 51 can directly be presented to output 56, and this output connects with transmitter 6, perhaps can be used to produce a digital master record of tape or magnetic disc storage, plays back by disk or tape player 55.As mentioned above, mpeg encoder 51 need insert a markers in each packet of mpeg data, be called program clock benchmark (PCR) or system clock reference (SCR).Receiver detects this markers, and with it guarantee to the mpeg encoded signal etc. time decoding.Before the time with one section indefinite length of IEEE 1394 buses emission arbitrary data, these MPEG PCR and/or SCR markers are inserted into data flow.
Fig. 6 is suitable for finishing an emitter of this process with the formal specification of block diagram.It comprises an input 60, and the output of data source 5 connects with it.。Input traffic is delivered to a CIP processor 61, and this processor 61 becomes the mpeg data packet encapsulation packet of CIP form.It is by a markers module 62, and this markers module 62 is inserted source data packet header shown in Figure 1 with emission time scale.IEEE 1394 processors of then these packets being fed, the output of this processor are presented an output 69 that connects to bus 1 by a buffer 64.This emitter 6 also receives circulation beginning packet at output 68 from master clock 7 by bus 1.This circulation beginning packet be fed in the control emitter one circulation timei a register circulation beginning processor 67 of 65.This, register was the same with all other devices circulation timei, and is synchronous by the 24.567MHz clock signal of a free-running operation.Circulation timei, the output of counter produced a clock signal, and it can be increased to a markers in the packet, and when emitter was subordinated to master clock, this markers was all effective for all devices that connect with bus 1.
An embodiment of master clock is in Fig. 7 example explanation, it comprise driven by the clock 71 of a 24.576MHz one circulation timei register 70.This, register 70 was circulation beginning generator 72 feed signals circulation timei.The output of circulation beginning generator is presented to bus 1 by output 73.All subordinate registers circulation timei all comprise a circulation beginning processor, this circulation beginning processor detects the signal that circulation beginning generator 72 produces and allows register circulation timei in the slave unit follow, under this particular case, register circulation timei in the master clock 7, synchronously.
In emitter 6, emission time scale is inserted data after grouping a period of time, just can begin to be transmitted to receiving system 8 by communication system.When communication system transmits was passed through in a data grouping, it can experience arbitrarily and postpone, and particularly exists when bridge 3 is connecting different IEEE 1394 buses arbitrarily.Except by any delay that the transmission bridge experiences arbitrarily, before bus receives packet, also have variable time to postpone any delay of running into.This delay meeting is different along with the difference of packet, and up to a certain maximum jitter value, this maximum can have any given communication technology appointment or calculate.When using method of the present invention, insert this emission time scale of transmit data packet and in communication process, can further do not revised by any level subsequently.
As mentioned above, the clock frequency on the various interconnect bus has kept synchronous on frequency.But this does not also mean that register circulation timei that transmits and receives in the device all shows the identical time.For example, going up local arbitrarily clock at the earth's surface obviously all accurately gos ahead with same speed, this is by the decision of the revolution speed of the earth, but the absolute time on the different longitude stations can be different, and for example the Green position differed one hour with Central European Time average time.
Fig. 8 is suitable as an example of the receiving system of receiving system 8 with the formal specification of block diagram.It has an input 81, connects with bus 2.This input receives circulation beginning packet from master clock 9, presents to circulation beginning processor 82, is used for allowing the register 83 circulation timei of receiving system 8 synchronous with register circulation timei of master clock 9.The clock 84 of a 24.576MHz makes register 83 maintenances circulation timei synchronously.Input 81 also is fed to markers detector 85, and this markers detector 85 detects in the signal of receiving whether have emission time scale.Like this, markers detector 85 read and recorded data packets in value T in the emission time scale
1, and deposit this packet in buffer 86.The target time be latched to 87 li of first markers latchs one the time in the signal, each markers subsequently all is latched to 88 li of second markers latchs in the transmitted signal streams.Latch 87 and 88 output are fed to first and second input of subtraction circuit 89.When receiving first packet of data flow, receiving system read receive packet circulation timei in the moment register time t
1This time is fed to first input of an adder circuit 90, second input of this adder circuit 90 receives a given deviant, and this deviant is chosen to be the maximum time shake of introducing more than or equal to communication system between the various packets of receiving.The result of add operation is fed to a latch 92, as value T
0For first packet, this is worth T
0Be fed to first input of comparator 93, the output of its second input reception register circulation timei 83.Like this, as register 83 due in T circulation timei
0The time, first packet will be output controller 94 from buffer 86 outputs, and pass to the next stage in the receiving system.
When next number arrived receiving system according to grouping, the markers that markers detector 85 detects wherein was latched into it in the latch 88, and deposits packet in buffer 86 li.Subtracter 89 is from the moment T of the current data that receiving grouping then
nDeduct the emission time scale T of first packet in the value
1Value.The result of this subtraction is added to T constantly subsequently
0Get on, and offer first input of comparator 93.Like this, moment T
0+ (T
n-T
1) be exactly circulation timei register 83 must give the moment that reaches before the level subsequently of receiver from buffer 86 sense data packet delivery at o controller 94.
Obviously, utilize this process, receiving system will be added to time t one period preset time
1Get on, this constantly an emission time scale be detected, the time in circulation timei register 83 is provided with constantly at this, and adds the preceding paragraph preset time, is enough to during this period of time allow shake arbitrarily in the communication system.Then, when circulation timei register reach time T
0The time, with the remainder of the Data packets transit in the buffer 86 to receiver, time T
0Equal t
1+ Δ, it be exactly when detecting first packet target constantly circulation timei register 83 records time add offset value delta.When each emission time scale subsequently arrives, deduct the value of first emission time scale from emission time scale value subsequently, be added to time T then
0Get on, to determine when packet is read from buffer 86.Like this, do not need receiving system to revise any emission time scale in any one-level.
Because the register 83 circulation timei in the receiving system realized synchronously with register circulation timei in the emitter, just basically according to the sequential relationship between the packet of handling them in the emitter with these Data packets transit to the next stage in the receiving system.Difference between the absolute time is inessential.All CIP header information or other transmission of data packets header can remove from the packet of receiving before packet deposits buffer 86 in or afterwards.The next stage of receiving system can be a MPEG decoder 96, and it also comprises a clock 97, decoding circuit 98, a markers detector 99 and a latch/subtracter 100.This clock 97 is decoder clocks, is totally independent of the register and the 24.576MHz clock of independent operating circulation timei in the receiving system.So the MPEG decoder can use PCR or SCR in the packet of removing shake basically that receives, make decoder clock give the clock speed in the mpeg encoder of digital coding synchronous with initial basically with traditional method.So this MPEG decoder can be deciphered data, and data are offered display unit 101, display unit 101 also can constitute the part of the receiving system that has correct speed substantially.
Obviously, the clock among the present invention on the bus 1 and 2 need lock on frequency, but they needn't lock on absolute time.This requires transmission bridge 3 to comprise a frequency lock device 4, with the frequency lock of clock on these two different bus 1 and 2.This can accomplish by variety of way.A kind of method is to send the burst that does not comprise any information at interval with accurate official hour, thereby allows the clock synchronization of transmitting the bridge both sides.Another kind method is to send the message that comprises temporal information first by bridge.This message can send with the time interval relatively at random, because all can cause clock to adopt the identical time by transmitting when bridge sends this message at every turn.How unimportant synchronously implement the time of the present invention clock on the interconnect bus.Only require these clocks should be synchronous like this on frequency.
Adopted the such example of mpeg data that utilizes the emission of IEEE 1394 bus structures the time of the present invention although introduce, it is not limited to a kind of like this communication system.It can be used for the arbitrary data packet transmission networks of shaking occurring transmitting by meeting and transmit isochronal data arbitrarily.It can also be used for coarse occasion of the time interval between coding and decoding function, this means that the markers of receiving may be more Zao than the real time of measuring at receiving system there.
Apparent the technical staff in this area, can carry out many improvement to above-mentioned embodiment, how above-mentioned embodiment just implements an example of the present invention.For example, when definite receiver should begin to handle the time of the data of receiving, the processing time that the interarrival time of each packet might be added to previous packet got on.In this case, not the time of advent that stores a data grouping of this data flow, but be necessary to store the time of advent of previous packet.
By reading this explanation of the present invention, other improvement also is conspicuous for the technical staff in this area.This improvement can be included in the process of design and use communication system and components and parts thereof other function as you know, can replace the function introduced here or use together with them with their.Though enumerated the combination of some functions when introducing this application here, but obvious scope of the present invention also comprises all new functions of direct or implicit content here, also comprise all popularizations of these functions, this is apparent for the technical staff in this area, and no matter whether it relates to any claim is stated among the present invention, also no matter whether it has partly solved the technical problem that the present invention solves.The applicant here points out, will propose new claim at the combination of these functions and/or these functions in the application's processing procedure or in the further application in any future.
Claims (16)
1. a kind of method of revising timing error by packet-based communication network transmission isochronal data the time, wherein at least some packets comprise markers, these markers to receiver indication should deal with data the moment, it is characterized in that this method may further comprise the steps:
A) insert emission time scale in the isochronal data grouping, these emission time scales are relevant with the determined absolute time of transmit clock, and these markers will be by a transmission network transmission;
B) receive these packets, detect and blotter emission time scale wherein;
C) provide a receiver clock, this receiver clock is synchronous with described transmit clock on frequency, but needn't be synchronous with described transmit clock on absolute time;
D) receive the absolute time that stores this receiver clock when comprising when transmission first packet of target;
E) add skew preset time on the time at the receiver clock that stores, this skew changed more than or equal to the maximum time between the packet of receiving continuously, determined the output time of first packet of receiving with this;
F) deduct emission time scale value in first packet of receiving in the emission time scale in the packet that each is received subsequently; With
G) emission time scale with the current data grouping gets on the output time that the difference between the emission time scale of first packet is added to first packet, to determine the output time of current data grouping.
2. the data that the process of claim 1 wherein are mpeg encoded data, and emission time scale wherein is different from and is independent of any MPEG markers.
3. the method for claim 2, data wherein are with the public isochronal data packet format emission of IEC61883 regulation.
4. the method for any one in the above claim, communication system wherein is according to the IEEE1394 standard operation.
5. the method for any one in the claim 1~3, communication system wherein is according to asynchronous transfer mode work.
6. the method for any one in the claim 1~3, communication system wherein is according to the universal mobile telecommunications system standard operation.
7. device that is used for by packet-based communication network transmission isochronal data the time, revising timing error, wherein at least some packets comprise markers, these markers to the receiver indication should deal with data the moment, it is characterized in that this device comprises:
Be used for inserting in the isochronal data grouping markers module of emission time scale, these markers are relevant with the determined absolute time of transmit clock;
Be used for output by the transmission network transmission of data packets;
The markers detector that is used to receive packet and detects emission time scale;
Be used for buffer with the blotter emission time scale;
A receiver clock, it with transmit clock on the frequency synchronously but needn't be on absolute time synchronously;
Store the latch of the absolute time of receiver clock when being used to receive first packet that comprises an emission time scale;
Skew preset time is added to the adder circuit that the stored receiver clock time gets on, described time migration changed more than or equal to the maximum time between the packet of receiving continuously, to determine the output time of first received packet;
Emission time scale from the packet that each is received subsequently deducts the subtracter of the emission time scale value of first packet of receiving; And
The emission time scale of current data grouping is got on the output time that the difference between the emission time scale of first packet is added to first packet, to determine the device of the output time that current data is divided into groups.
8. the device of claim 7, the wherein said device that is used to insert emission time scale comprise one circulation timei register.
9. the device of claim 8, wherein each all comprise one circulation timei register a plurality of emissions and/or receiving system all follow IEEE 1394 bus to connect, one in the circulation timei register constitutes a master clock, other register circulation timei is given in a circulation beginning of its emission packet, makes their all maintenances synchronously.
10. the device of claim 9, communication system wherein comprises many IEEE 1394 buses that connect by at least one transmission network bridging, wherein the master clock on each bar bus all on frequency synchronously.
11. the device of claim 10, wherein said at least one transmission bridge is arranged according to IEEE 1394.1 standard operations.
12. the device of claim 7, communication system wherein adopts asynchronous transfer mode.
13. the device of claim 7, communication system wherein are universal mobile telecommunications system.
14. the device of any one in the claim 7~13, data wherein are audio frequency and/or vision signal according to the mpeg standard coding.
15. the device of claim 14, emitter wherein comprise a mpeg encoder.
16. the device of claim 14, receiver wherein comprise a MPEG decoder.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9903144.5 | 1999-02-12 | ||
GBGB9903144.5A GB9903144D0 (en) | 1998-08-05 | 1999-02-12 | Method and apparatus for communicating isochronous data |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1300517A CN1300517A (en) | 2001-06-20 |
CN1270579C true CN1270579C (en) | 2006-08-16 |
Family
ID=10847591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB008005486A Expired - Lifetime CN1270579C (en) | 1999-02-12 | 2000-01-24 | Method of and apparatus for isochronous data communication |
Country Status (11)
Country | Link |
---|---|
US (2) | US6661811B1 (en) |
EP (1) | EP1072166B1 (en) |
JP (1) | JP4896293B2 (en) |
KR (1) | KR100605238B1 (en) |
CN (1) | CN1270579C (en) |
AT (1) | ATE313929T1 (en) |
CA (1) | CA2328437C (en) |
DE (1) | DE60024932T2 (en) |
ES (1) | ES2254134T3 (en) |
TW (1) | TW498649B (en) |
WO (1) | WO2000048421A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101926146A (en) * | 2008-01-28 | 2010-12-22 | 思科技术公司 | Time mark flexibly |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6751228B1 (en) * | 1999-03-23 | 2004-06-15 | Yamaha Corporation | Packet handler of audio data by isochronous mode |
ATE302511T1 (en) * | 1999-12-08 | 2005-09-15 | Broadcom Corp | SYNCHRONIZED TRANSPORT THROUGH NON-SYNCHRONOUS NETWORKS |
FI108489B (en) * | 1999-12-30 | 2002-01-31 | Nokia Corp | Synchronization in a packet-switched communication system |
JP2001230821A (en) * | 2000-02-16 | 2001-08-24 | Sony Corp | Data repeater and method, and serving medium |
US6898204B2 (en) * | 2000-04-07 | 2005-05-24 | Broadcom Corporation | Method of determining a collision between a plurality of transmitting stations in a frame-based communications network |
US6895009B1 (en) * | 2000-04-07 | 2005-05-17 | Omneon Video Networks | Method of generating timestamps for isochronous data |
US6816492B1 (en) * | 2000-07-31 | 2004-11-09 | Cisco Technology, Inc. | Resequencing packets at output ports without errors using packet timestamps and timestamp floors |
US6888806B1 (en) * | 2000-11-22 | 2005-05-03 | Motorola, Inc. | Method and system for scheduling packets for transmission from a wireless communication platform |
US7142566B1 (en) * | 2001-02-15 | 2006-11-28 | Cisco Systems Canada Co. | Jitterless processing of bitstreams |
WO2002093938A1 (en) * | 2001-05-14 | 2002-11-21 | Koninklijke Philips Electronics N.V. | Mpeg data packet transmission through an atm network with jitter free decoding |
US6836514B2 (en) * | 2001-07-10 | 2004-12-28 | Motorola, Inc. | Method for the detection and recovery of errors in the frame overhead of digital video decoding systems |
US7043651B2 (en) | 2001-09-18 | 2006-05-09 | Nortel Networks Limited | Technique for synchronizing clocks in a network |
JP3932452B2 (en) * | 2001-09-27 | 2007-06-20 | ソニー株式会社 | Communication apparatus and method, and program |
KR100782234B1 (en) * | 2001-10-08 | 2007-12-05 | 엘지전자 주식회사 | Method processing broadcasting error unit of personal video recoder |
WO2003043341A1 (en) * | 2001-11-14 | 2003-05-22 | Matsushita Electric Industrial Co., Ltd. | Method for correcting clock frequency, receiving apparatus, reproducing apparatus, and program |
TWI280532B (en) | 2002-01-18 | 2007-05-01 | Semiconductor Energy Lab | Light-emitting device |
US7151945B2 (en) * | 2002-03-29 | 2006-12-19 | Cisco Systems Wireless Networking (Australia) Pty Limited | Method and apparatus for clock synchronization in a wireless network |
GB2387516B (en) * | 2002-04-11 | 2005-03-09 | Cambridge Broadband Ltd | Communication system |
DE10218425A1 (en) * | 2002-04-24 | 2003-11-06 | Grundig Ag I Ins | Method and device for synchronizing a receiver with a transmitter during data transmission over an asynchronous network |
KR100994940B1 (en) * | 2002-07-19 | 2010-11-19 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | A method for transmitting data packets from a transmitter to a receiver through a transmission medium and a transmission system comprising a transmitter and a receiver mutually coupled through a transmission medium |
CN100352225C (en) * | 2002-07-30 | 2007-11-28 | 雅马哈株式会社 | Data transmission apparatus efficiently using network resources |
JP3702261B2 (en) * | 2002-09-30 | 2005-10-05 | 株式会社東芝 | Time stamp correction circuit and correction method |
EP1455472A1 (en) * | 2003-03-07 | 2004-09-08 | STMicroelectronics Limited | Timing control for packet streams |
JP3858002B2 (en) * | 2003-05-23 | 2006-12-13 | 三洋電機株式会社 | Wireless transmission system |
US8275910B1 (en) | 2003-07-02 | 2012-09-25 | Apple Inc. | Source packet bridge |
US7712004B1 (en) * | 2003-09-30 | 2010-05-04 | Emc Corporation | Method of and system for error checking in a data storage system |
GB2425915B (en) * | 2003-11-19 | 2008-01-02 | Nimcat Networks Inc | Time and data synchronization between networks devices |
JP4694969B2 (en) * | 2004-01-07 | 2011-06-08 | パナソニック株式会社 | Data receiver |
US7525952B1 (en) * | 2004-01-07 | 2009-04-28 | Cisco Technology, Inc. | Method and apparatus for determining the source of user-perceived voice quality degradation in a network telephony environment |
JP2005284600A (en) * | 2004-03-29 | 2005-10-13 | Toshiba Corp | Time stamp correction device and time stamp correction system |
DE102004018200A1 (en) * | 2004-04-15 | 2005-11-10 | Deutsche Thomson-Brandt Gmbh | A method for processing a sequence of data packets in a receiver device and receiver device |
US7710965B2 (en) * | 2004-11-23 | 2010-05-04 | Broadlogic Network Technologies Inc. | Method and system for multi-program clock recovery and timestamp correction |
US7809131B1 (en) * | 2004-12-23 | 2010-10-05 | Arcsight, Inc. | Adjusting sensor time in a network security system |
CN101156446A (en) * | 2005-04-08 | 2008-04-02 | 松下电器产业株式会社 | Transfer device |
KR100757465B1 (en) * | 2005-07-22 | 2007-09-11 | 삼성전자주식회사 | The audio/video device which controls the syncronazation of the video signal and audio signal using time information |
CN100428691C (en) * | 2005-12-22 | 2008-10-22 | 中山大学 | Time synchronous device and synchronous method of digital household network |
US7626942B2 (en) * | 2006-11-22 | 2009-12-01 | Spectra Link Corp. | Method of conducting an audio communications session using incorrect timestamps |
JP5079342B2 (en) * | 2007-01-22 | 2012-11-21 | ルネサスエレクトロニクス株式会社 | Multiprocessor device |
US8171166B1 (en) * | 2007-06-24 | 2012-05-01 | Arris Group, Inc. | Method and a computer program product for modifying or generating a multiple program transport stream |
US8040923B2 (en) * | 2007-07-05 | 2011-10-18 | Infineon Technologies Ag | Communication methods and apparatuses |
JP5212374B2 (en) | 2007-09-28 | 2013-06-19 | 富士通株式会社 | Error determination apparatus and error determination method |
GB2477367B8 (en) * | 2008-01-28 | 2016-06-29 | Cisco Tech Inc | Flexible time stamping |
US20090257455A1 (en) * | 2008-04-15 | 2009-10-15 | Tellabs Operations, Inc. | Method and apparatus for synchronizing timing of signal packets |
US8396133B2 (en) | 2009-04-21 | 2013-03-12 | Qualcomm Incorporated | Synchronizing video frames without hardware timestamps |
DK2497211T3 (en) * | 2009-10-29 | 2017-03-06 | ERICSSON TELEFON AB L M (publ) | Method and device for optimizing transport of a synchronization package |
US8514329B2 (en) | 2011-05-31 | 2013-08-20 | Motorola Mobility Llc | Jitter estimation for MPEG receivers |
WO2013099026A1 (en) * | 2011-12-28 | 2013-07-04 | 富士通株式会社 | Node device and time synchronization method |
CN102740131B (en) * | 2012-07-09 | 2015-12-02 | 深圳市香江文化传播有限公司 | Based on the IPTV method and system of RTP |
EP2882120B1 (en) | 2013-12-06 | 2016-03-09 | ADVA Optical Networking SE | A method and apparatus for mitigation of packet delay variation |
US9680507B2 (en) * | 2014-07-22 | 2017-06-13 | Qualcomm Incorporated | Offset selection for error correction data |
KR102272339B1 (en) * | 2014-11-17 | 2021-07-02 | 삼성전자주식회사 | A method for displaying contents and an electronic device therefor |
CN108227561A (en) * | 2017-12-08 | 2018-06-29 | 中国航空工业集团公司成都飞机设计研究所 | A kind of markers alignment schemes of multiplicated system data acquisition |
US11927950B2 (en) * | 2018-07-27 | 2024-03-12 | Rockwell Automation Technologies, Inc. | System and method of communicating safety data over high availability industrial control systems |
CN111447026B (en) * | 2019-01-17 | 2021-09-14 | 华为技术有限公司 | Method and apparatus for processing data |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5495482A (en) | 1989-09-29 | 1996-02-27 | Motorola Inc. | Packet transmission system and method utilizing both a data bus and dedicated control lines |
CA2055396C (en) * | 1990-11-14 | 1998-08-18 | Hidetoshi Toyofuku | Delay distortion suppressing system for asynchronous transfer mode (atm) communication system |
US5287182A (en) * | 1992-07-02 | 1994-02-15 | At&T Bell Laboratories | Timing recovery for variable bit-rate video on asynchronous transfer mode (ATM) networks |
US5486864A (en) | 1993-05-13 | 1996-01-23 | Rca Thomson Licensing Corporation | Differential time code method and apparatus as for a compressed video signal |
CA2152609C (en) * | 1993-11-19 | 2000-12-12 | Richard B. Kline | Method for adaptive smoothing delay for packet voice applications |
US5790543A (en) | 1995-09-25 | 1998-08-04 | Bell Atlantic Network Services, Inc. | Apparatus and method for correcting jitter in data packets |
US5640388A (en) | 1995-12-21 | 1997-06-17 | Scientific-Atlanta, Inc. | Method and apparatus for removing jitter and correcting timestamps in a packet stream |
US6160805A (en) * | 1996-09-30 | 2000-12-12 | Motorola, Inc. | Method for synchronizing a session timer |
EP0841833A3 (en) * | 1996-11-06 | 2000-02-09 | Sony Corporation | Data transfer system |
KR100241325B1 (en) * | 1996-11-06 | 2000-02-01 | 윤종용 | Clock recovery device of a mpeg-2decoder and method for recovering therefor |
US6266384B1 (en) * | 1997-05-19 | 2001-07-24 | Sarnoff Corporation | Method and apparatus for time base recovery and processing |
US6418150B1 (en) * | 1998-02-20 | 2002-07-09 | Apple Computer, Inc. | Method and apparatus for calibrating an IEEE-1394 cycle master |
US6680944B1 (en) * | 1998-03-09 | 2004-01-20 | Sony Corporation | Apparatus for and method of predictive time stamping of isochronous data packets transmitted over an IEEE 1394-1995 serial bus network |
US6335931B1 (en) * | 1998-05-29 | 2002-01-01 | Finisar Corporation | System for synchronizing network data transmission and collection |
US6278710B1 (en) * | 1998-09-10 | 2001-08-21 | Agilent Technologies, Inc. | Enhancements to time synchronization in distributed systems |
US6327274B1 (en) * | 1998-09-15 | 2001-12-04 | Nokia Telecommunications, Inc. | Method for estimating relative skew between clocks in packet networks |
US6259677B1 (en) * | 1998-09-30 | 2001-07-10 | Cisco Technology, Inc. | Clock synchronization and dynamic jitter management for voice over IP and real-time data |
US6449291B1 (en) * | 1998-11-24 | 2002-09-10 | 3Com Corporation | Method and apparatus for time synchronization in a communication system |
US6510150B1 (en) * | 1998-12-21 | 2003-01-21 | Koninklijke Philips Electronics N.V. | Method of MAC synchronization in TDMA-based wireless networks |
US6452950B1 (en) * | 1999-01-14 | 2002-09-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Adaptive jitter buffering |
-
2000
- 2000-01-20 US US09/488,031 patent/US6661811B1/en not_active Expired - Lifetime
- 2000-01-24 AT AT00902626T patent/ATE313929T1/en not_active IP Right Cessation
- 2000-01-24 DE DE60024932T patent/DE60024932T2/en not_active Expired - Lifetime
- 2000-01-24 CA CA002328437A patent/CA2328437C/en not_active Expired - Lifetime
- 2000-01-24 KR KR1020007011319A patent/KR100605238B1/en active IP Right Grant
- 2000-01-24 WO PCT/EP2000/000512 patent/WO2000048421A1/en active IP Right Grant
- 2000-01-24 EP EP00902626A patent/EP1072166B1/en not_active Expired - Lifetime
- 2000-01-24 CN CNB008005486A patent/CN1270579C/en not_active Expired - Lifetime
- 2000-01-24 ES ES00902626T patent/ES2254134T3/en not_active Expired - Lifetime
- 2000-01-24 JP JP2000599232A patent/JP4896293B2/en not_active Expired - Lifetime
- 2000-01-26 TW TW089101310A patent/TW498649B/en not_active IP Right Cessation
-
2003
- 2003-12-04 US US10/728,266 patent/US7508845B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101926146A (en) * | 2008-01-28 | 2010-12-22 | 思科技术公司 | Time mark flexibly |
CN101926146B (en) * | 2008-01-28 | 2013-04-24 | 思科技术公司 | Flexible time stamping |
Also Published As
Publication number | Publication date |
---|---|
DE60024932D1 (en) | 2006-01-26 |
JP4896293B2 (en) | 2012-03-14 |
KR100605238B1 (en) | 2006-07-28 |
DE60024932T2 (en) | 2006-08-24 |
ATE313929T1 (en) | 2006-01-15 |
US20040153716A1 (en) | 2004-08-05 |
EP1072166B1 (en) | 2005-12-21 |
JP2003519448A (en) | 2003-06-17 |
CA2328437C (en) | 2007-09-25 |
EP1072166A1 (en) | 2001-01-31 |
CA2328437A1 (en) | 2000-08-17 |
US7508845B2 (en) | 2009-03-24 |
TW498649B (en) | 2002-08-11 |
CN1300517A (en) | 2001-06-20 |
KR20010042630A (en) | 2001-05-25 |
US6661811B1 (en) | 2003-12-09 |
ES2254134T3 (en) | 2006-06-16 |
WO2000048421A1 (en) | 2000-08-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1270579C (en) | Method of and apparatus for isochronous data communication | |
JP6915168B2 (en) | Time information determination method, equipment and devices | |
US5072449A (en) | Packet framing using cyclic redundancy checking | |
KR100360134B1 (en) | Signal processing system | |
US5128945A (en) | Packet framing using cyclic redundancy checking | |
US7366754B2 (en) | Multi-media jitter removal in an asynchronous digital home network | |
KR100373942B1 (en) | Siganl processing system | |
KR100358398B1 (en) | Packet transmission method | |
CN100515091C (en) | Device and method for synchronization of compressed video signal receiving system | |
KR100825171B1 (en) | Multi-media jitter removal in an asynchronous digital home network | |
WO2019055196A1 (en) | Packet classification and timestamping system and method | |
EP1303954A2 (en) | Multi-media jitter removal in an asynchronous digital home network | |
EP1302008A2 (en) | Multi-media jitter removal in an asynchronous digital home network | |
US6088366A (en) | Device and method for converting a data transfer rate in communication of digital audio and video data | |
US7042911B2 (en) | Synchronization control device | |
US6959015B1 (en) | Method and apparatus for aligning multiple data streams and matching transmission rates of multiple data channels | |
US7447231B2 (en) | DS3 to ASI converter with reduced memory | |
EP0873019A2 (en) | Device and method for transmitting digital audio and video data | |
JP3499818B2 (en) | Time stamp offset adjusting method and packet transmission device using the same | |
EP0299265A2 (en) | Receiver synchronization in encoder/decoder | |
CN1303775C (en) | Radio transmission system | |
JPH10285234A (en) | Signal processing circuit and its method | |
KR100817248B1 (en) | Method and device for reading mpeg recorded data transmitted on an ieee 1394 bus | |
EP2022274A2 (en) | Generation of valid program clock reference time stamps for duplicate transport stream packets | |
JPH10173616A (en) | Communication interface device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20060816 |