CN1247343A - Data processing system with formulatable data/address tunnel structure - Google Patents
Data processing system with formulatable data/address tunnel structure Download PDFInfo
- Publication number
- CN1247343A CN1247343A CN 99122057 CN99122057A CN1247343A CN 1247343 A CN1247343 A CN 1247343A CN 99122057 CN99122057 CN 99122057 CN 99122057 A CN99122057 A CN 99122057A CN 1247343 A CN1247343 A CN 1247343A
- Authority
- CN
- China
- Prior art keywords
- data
- address
- passage
- tunnel structure
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Abstract
A data processing system with configurable data/address channel structure features use of asynchronous data/address channel instead of traditional synchronous data bus. The address/data transmission between system controller and connected elements is performed through more channels. The channel connection between different elements is determined by switch module and control logic in system controller. The number of channels can be determined by actual data flow for optimal data transmission. Each channel can only maintain a single transmission direction when it is initiated in order to save direction change time in data transmission and speed up the data transmission.
Description
The relevant a kind of data handling system of the present invention with configurable data/address tunnel structure, especially refer to that a kind of non-synchronous data/address tunnel that utilizes replaces traditional synchronous data bus, can be according to the data traffic demand of reality, determine needed number of channels and increase the data handling system of the transmitting bandwidth between the two elements.
The basic block diagram of traditional electrical brain system as shown in Figure 1; General computer system comprises: central processing unit 10 (CPU), system controller 20 (system controller), storer 30 (memory), subsystem of video 40 (video subsystem) and peripheral unit PCI element 50 (peripheral component interconnect device).The binding of above-mentioned each element is that the bus (bus) of utilizing many data lines is carried out the transmission of data.System controller 20 is as the bridge joint interface between central processing unit 10 and other system elements (as storer 30, subsystem of video 40 and peripheral unit PCI element 50).With general computer system is example, is system chipset (chipsets) or north bridge chips (north bridge).In the system bus 11 between system controller 20 and CPU10 (system bus), comprise many parallel data lines (Data I/O) and address wire (Address I/O), with present Pentium II and Power PC is example, have 64 data lines and 32 address wires, in order to parallel receive/transmission data and address.Memory bus 31 between system controller 20 and the storer 30 (memory bus) in addition then comprises 64 data lines and several address wires (according to different type of memory and difference).Another feature of these conventional bus is a unicity, for example when storer 30 will transfer data to subsystem of video 40, then whole data I/O and address I/O can be used in the delivery status of this moment, on one side storer 30 can not send data to give subsystem of video 40 and send data to give CPU10 simultaneously.
Briefly, above-mentioned bus has two characteristics:
(1) data/address wire of parallel many, this has preferable performance on data/address date information processing frequency range, and for instance, data line is increased to 64 by 32, and under the identical operations clock, frequency range can double.
(2) unicity and synchronism (synchronous), its advantage are that sequential relationship can define to such an extent that be perfectly clear, and be therefore very convenient in practical operation, helps realizing the communication protocol of bus two ends element.
The parallelization of conventional bus and synchronization characteristic no doubt have its advantage, but following shortcoming is also arranged:
(1) clock frequency roughly is the track development with 8MHz → 16MHz → 33MHz → 66MHz → 100MHz.Yet along with the raising gradually of operational clock frequency, it is very difficult that synchronization becomes.
(2) data of the employed bus of present most of computer systems/address wire bit width (bitwidth) is the data line of 64 bit widths, future in advance shellfish be that the bus of 128 bit widths will be a main flow.The increase of bit width promptly means the increase of integrated circuit (IC) pin count (pin count), and suitable big of the pin count that is increased.The difficulty that pin count then can cause too greatly encapsulating increases, and volume becomes big or the like shortcoming.The pin count with system controller 20 have the greatest impact (this is because it must be to each coupled element, increases corresponding pin respectively) wherein.
(3) data/address wire of parallelization can be bigger in the consumption of power when occurring switching the situation of (by 0 change 1, becoming 0 by 1) simultaneously, produces bigger undesired signal simultaneously.
(4) data traffic that can handle of system controller 20 is for fixing, so even its continuous element increases frequency range by the mode that increases data/address pin count, also may not be certain to increase overall performance.In other words, end product may be to increase pin count in rain.
Fundamental purpose of the present invention provides a kind of data handling system with configurable data/address tunnel structure, and it utilizes non-synchronous data/address tunnel to replace traditional synchronous data bus.Come transfer address/data by a plurality of passages between the coupled element of system controller, decide the passage between the different elements to connect by switched circuit module in the system controller and steering logic, and can be according to the data traffic demand of reality, determine needed number of channels and increase transmitting bandwidth between the two elements, reach the optimization of data transmission.
The object of the present invention is achieved like this: a kind of data handling system with configurable data/address tunnel structure, this system is made of central processing unit, storer and a plurality of peripheral unit, be to link between above-mentioned each element, with Data transmission and address information by a plurality of passage and system controllers that can independent operating; It is characterized in that: this system controller includes switched circuit module and steering logic; This steering logic is to receive the transmission demand that above-mentioned each element is sent here, and set the configuration in the switched circuit module, with the passage of setting up the data transmission both sides and the state of flexibly adjusting channel arrangement quantity and decision passage according to the size of data information transfer amount.
Wherein this steering logic is the actual transmissions demand according to element, produces one group of transmission direction setting signal and exchange control signal, in order to the action of control switched circuit module.
When data are sent in above-mentioned each element tendency to develop, must provide: label information, the data message that will transmit and this data of the purpose element that indication will transmit are in the address date information of this purpose element.
Wherein this switched circuit module is made up of a plurality of data buffer, can be that fixed-direction, dynamic direction and multiplexor are set any in three kinds of switched circuit modules of configuration, or the pattern of other variations.
Wherein this fixed-direction is set configuration and is meant that each data buffer can only be set at single direction, links the passage of configuration information transmission by equidirectional impact damper.
Wherein this dynamic direction setting configuration is meant that the external line of each data buffer is two-way the setting, and the direction of each line is set when disposing by steering logic.
Wherein this multiplexor is set configuration and is meant that the external line direction of each data buffer is two-way, and each data buffer is that configuration is to the contiguous element passage that is connected.
Keep single direction of transfer when wherein this passage starts at every turn, the address/data that transmits in passage then is to be undertaken by set transformat, to save the turnaround time that needs to change direction of transfer in the data message transport process.
Wherein be provided with the corresponding interface processing circuit of passage between this system controller and each element, the both sides of connection carry out the transmission of data message with the same channels host-host protocol.
Wherein this passage includes several signal wires, and every signal line is to carry out the transmission of data according to the channel transfer agreement.
Characteristics of the present invention are to come transfer address/data by a plurality of passages, and decide the passage between the different elements to connect by the switched circuit module in the system controller and steering logic, and can determine needed number of channels according to the data traffic demand of reality; And each passage itself is independent running, when carrying out data information transfer than hyperchannel, can increase the transmitting bandwidth between the two elements and obtain the higher data transfer rate, reaches the optimization of data transmission.In addition, each passage need be kept the transmission of single direction after setting is finished, the time delay that can avoid gyration time to cause by this, the speed that expedited data information is transmitted.
Consult accompanying drawing below,, do a detailed explanation structural design of the present invention, feature and know-why:
Fig. 1 is the basic block diagram of traditional electrical brain system;
Fig. 2 is conventional art and difference synoptic diagram of the present invention;
Fig. 3 is first kind of structural representation of the present invention;
Fig. 4 is second kind of structural representation of the present invention;
Fig. 5 is an action flow chart of the present invention;
Fig. 6 sets the switched circuit module synoptic diagram of configuration for fixed-direction;
Fig. 7 is the switched circuit module synoptic diagram of dynamic direction setting configuration;
Fig. 8 sets the switched circuit module synoptic diagram of configuration for multiplexor.
Structure of the present invention is to replace traditional bus structure with ecad data/address tunnel model.Difference between conventional art and the present invention can be found out (referring to Fig. 2) by Fig. 2.
In traditional bus structure (as Fig. 2 left side), each element is (as above-mentioned, in this figure, be generally called it, please cooperate referring to shown in Figure 1 with an element A) be with bus mode connected system controller 20, original bus has comprised address bus 21 (16 bit) and data bus 22 (64 bit).With the storage access is example, because the unicity and the synchronism of data bus, the access request of this moment is the single time single storer to be read or write fixed address.For element A itself, this kind situation is single handling procedure (single processing).
And in channel architecture provided by the present invention, identical connecting pin number can constitute several channel C H, and each channel C H then can be disposed according to demand.That is to say, at one time, can read or write different addresses for storage requirement.If with pin count same as described above, can form 8 channel C H, every channel C H has 10 signal line.So can dispose the number of channels configuration of different demands according to practical application, just can allow element B carry out multiple handling procedure, reach optimized setting.
Each channel C H itself is independent running, can obtain the higher data transfer rate when carrying out data information transfer with more channel C H.Each channel C H need keep the transmission of single direction after setting is finished, by this time delay that can avoid gyration time to cause.In addition, the idea of channel C H and signal wire is also inequality, and each channel C H has many signal line, and every signal line is then carried out the transmission of data according to the channel transfer agreement.In the present invention, not definition especially of the host-host protocol of channel C H itself.If in above-mentioned example, utilize 10 signal line to constitute a passage, can define one and be clock line, one is address wire (transmitting in the serial transmission mode), eight are data line (transmitting in the parallel transmission mode).But, actual applicable channel type can change according to circumstances.
In the present invention, focus on the how mechanism of control channel CH and collocation channel CH of system controller 20, below will elaborate with two embodiment.
As shown in Figure 3, it is first kind of structural representation of the present invention; The function class of this system controller 60 (systemcontroller) is similar to the role of channel manager, and each channel C H represents the data stream that externally has certain transfer rate between the element (processor 10, storer 30 or peripheral cell) and system controller 60.System controller 60 includes switched circuit module 61 (switching box) and two parts of steering logic 62 (control logic).This switched circuit module 61 is by a plurality of data buffer data buffer) constitute, can be fixed-direction, dynamically direction and multiplexor are set any in three kinds of switched circuit modules 61 of configuration or the pattern of other variations (describing in detail after the content).The main effect of this steering logic 62 provides the actual transfer control of each interelement information, by the switched circuit module 61 that data buffer (data buffer) is constituted, uses formation physical channel CH between above-mentioned outer member in order to control.
With the situation between channel C H P1 among Fig. 3 and the channel C H M1 is the example explanation.When CPU 10 desires from storer 30 during sense data, the direction that can set channel C H M1 is storer 30 → system controller 60, the direction of setting channel C H P1 is system controller 60 → processor 10.Steering logic 62 is according to the actual transmissions demand of element, produce one group of transmission direction setting signal 63 (direction setting signals) and exchange control signal 64 (switching controlsignals), in order to the action of each data buffer in the control switched circuit module 61, to set up data message (comprising address, data itself) transmission channels between the two.When certain element tendency to develop transmits data to another element, must provide three kinds of information: (1) mark (tag) is the purpose element that indication will transmit;
(2) data (data) are the data that will transmit;
(3) address (address), these data are in the address information of this purpose element.
In addition, the data message that needs to transmit may also need to comprise a part of control signal, and these data messages can transmit by channel C H.
In addition, each element shown in Figure 3 and the ellipse diagram shape mark in the system controller 60 are the pairing interface processing circuit I of expression passage, I ', and the both sides of connection need to carry out the transmission of data message with the same channels host-host protocol.Must be noted that of the present invention focus on by this channel C H structure with and start and configuration can be a maneuverability, the shortcoming of conventional bus structure can be improved.
Each channel C H can only keep single direction of transfer when starting at every turn, and the address/data that transmits in channel C H then is to be undertaken by set transformat.This practice has individual benefit, can save the turnaround time (turn-overtime) that needs to change direction of transfer in the data message transport process exactly, with the speed of expedited data information transmission.Be noted that, do not need between channel C H and the channel C H in other words, can independently finish the work each other synchronously.
As shown in Figure 4, it is second kind of structural representation of the present invention; Its structure is the change type of Fig. 3 structure in fact, and discrepancy only is to pass through originally part mark (tag) and the control signal that passage itself transmits between the two, is to utilize independent pin to transmit (as dotted portion control/tag among the figure) in Fig. 4.This part can simplify the complex time degree of non-data message in the channel C H, but also can increase extra pin requirement.In addition, in the present embodiment,, identical with previous embodiment with the same channelled motor-driven variability of Fig. 3.
According to the above-mentioned process flow diagram that can summarize as Fig. 5, more can understand channel transfer mode of the present invention.
Step a: the access command that central processing unit 10 is assigned.
Step b: the steering logic 62 in the system controller 60 is promptly according to access command or actual transmissions demand, produce one group of transmission direction setting signal 63 and exchange control signal 64, in order to the action (setting number of channels, purpose, access direction etc.) of each data buffer in the control switched circuit module 61, so that foundation data information transfer passage between the two.
Step c: commutation circuit module 61 carries out the impact damper switching according to setting, and connects to the directivity of data transmission.
Steps d: data stream by the peripheral unit of appointment through channel transfer that impact damper linked to the purpose peripheral unit.
Step e: access action finishes.
As previously mentioned, the switched circuit module is made of many data buffers.In the following description, enumerate the setting configuration of three kinds of switched circuit modules, use the action of explanation switched circuit module.
As shown in Figure 6, it sets the switched circuit module synoptic diagram of configuration (fixed direction setup) for fixed-direction; Set in the configuration at this, the data buffer in the switched circuit module 61 can only be set at single direction.The data input direction of data buffer A1 has two, difference from processor interface and adjacent impact damper A2, similarly, its data outbound course also has two, is respectively (cooperating Fig. 1 is subsystem of video 40) and adjacent impact damper B1 to the first peripheral unit interface.Therefore, if set up by the channel C H between the three peripheral unit interfaces, processor 10 interfaces to the (cooperating Fig. 1 to can be storer 30), can utilize data buffer A1-B1-C1-D1 or A3-B3-C3-D3 to form, relatively, if set up by the 3rd peripheral unit interface, then can utilize data buffer D2-C2-B2-A2 or D4-C4-B4-A4 (in like manner analogizing) to the passage the processor interface.The advantage that fixed-direction is set configuration is simple in structure, realize easily, but the service efficiency of data buffer is not high.
As shown in Figure 7, it is switched circuit module (dynamicdirection setup) synoptic diagram of dynamic direction setting configuration; Set in the configuration at this, the external line of each data buffer is two-way the setting, in other words, the direction of each line is set when disposing by steering logic 62, though but must be noted that each data buffer has two-way output and goes into line, but after channel C H finished configuration, one-way still must be kept, and so can avoid gyration time (turn-over time).Owing to need carry out the resources effective configuration when utilizing dynamic direction setting configuration, and two-way line also more complicated on the implementation, so cost is higher; But on the service efficiency of data buffer than higher.
As shown in Figure 8, it sets the switched circuit module synoptic diagram of configuration (multi-channel setup) for multiplexor; Set in the configuration at this, the external line direction of each data buffer also is two-way, but not all data buffer can dispose arbitrarily, wherein the data buffer of left side is merely able to configuration to the passage between processor 10 passages, the 0th peripheral unit interface PI0 (peripheralinterface 0) and the 1st peripheral unit interface PI1, and the data buffer of right-hand part then is merely able to dispose the passage between processor passage, the 2nd peripheral unit interface PI2 and the 3rd peripheral unit interface PI3.In addition, in setting configuration shown in Figure 8, physical channel quantity can be higher than the quantity of data buffer.
Switched circuit module 61 is made of data buffer, its pattern can be any in above-mentioned three kinds of switched circuit modules, or the pattern of other variations, setting by steering logic 62, the demand that the data buffer in the switched circuit module 61 can be connected according to channel C H, the configuration that is adjusted to channel C H also constitutes the buffer zone among the channel C H simultaneously to set up the directivity of channel C H transmission.
In sum, data handling system with configurable data/address tunnel structure provided by the present invention, come transfer address/data by a plurality of passages, decide the passage between the different elements to connect by switched circuit module in the system controller and steering logic, can be according to the data traffic demand of reality, determine needed number of channels, increase the transmitting bandwidth between the two elements, reach the optimization of data transmission.
Claims (10)
1, a kind of data handling system with configurable data/address tunnel structure, this system is made of central processing unit, storer and a plurality of peripheral unit, be to link between above-mentioned each element, with Data transmission and address information by a plurality of passage and system controllers that can independent operating; It is characterized in that: this system controller includes switched circuit module and steering logic; This steering logic is to receive the transmission demand that above-mentioned each element is sent here, and set the configuration in the switched circuit module, with the passage of setting up the data transmission both sides and the state of flexibly adjusting channel arrangement quantity and decision passage according to the size of data information transfer amount.
2, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: wherein this steering logic is the actual transmissions demand according to element, produce one group of transmission direction setting signal and exchange control signal, in order to the action of control switched circuit module.
3, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: when data are sent in above-mentioned each element tendency to develop, must provide: label information, the data message that will transmit and this data of the purpose element that indication will transmit are in the address date information of this purpose element.
4, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: wherein this switched circuit module is made up of a plurality of data buffer, can be that fixed-direction, dynamic direction and multiplexor are set any in three kinds of switched circuit modules of configuration, or the pattern of other variations.
5, the data handling system with configurable data/address tunnel structure as claimed in claim 4, it is characterized in that: wherein this fixed-direction is set configuration and is meant that each data buffer can only be set at single direction, links the passage of configuration information transmission by equidirectional impact damper.
6, the data handling system with configurable data/address tunnel structure as claimed in claim 4, it is characterized in that: wherein this dynamic direction setting configuration is meant that the external line of each data buffer is two-way the setting, and the direction of each line is set when disposing by steering logic.
7, the data handling system with configurable data/address tunnel structure as claimed in claim 4, it is characterized in that: wherein this multiplexor is set configuration and is meant that the external line direction of each data buffer is two-way, and each data buffer is that configuration is to the contiguous element passage that is connected.
8, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: keep single direction of transfer when wherein this passage starts at every turn, the address/data that transmits in passage then is to be undertaken by set transformat.
9, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: wherein be provided with the corresponding interface processing circuit of passage between this system controller and each element, the both sides of connection carry out the transmission of data message with the same channels host-host protocol.
10, the data handling system with configurable data/address tunnel structure as claimed in claim 1, it is characterized in that: wherein this passage includes several signal wires, and every signal line is to carry out the transmission of data according to the channel transfer agreement.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 99122057 CN1129072C (en) | 1999-10-27 | 1999-10-27 | Data processing system with formulatable data/address tunnel structure |
| GB0025565A GB2359709B (en) | 1999-10-27 | 2000-10-18 | Data processing system with an adjustable data/address channel framework |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 99122057 CN1129072C (en) | 1999-10-27 | 1999-10-27 | Data processing system with formulatable data/address tunnel structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1247343A true CN1247343A (en) | 2000-03-15 |
| CN1129072C CN1129072C (en) | 2003-11-26 |
Family
ID=5282273
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 99122057 Expired - Fee Related CN1129072C (en) | 1999-10-27 | 1999-10-27 | Data processing system with formulatable data/address tunnel structure |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN1129072C (en) |
| GB (1) | GB2359709B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4405277B2 (en) | 2004-02-16 | 2010-01-27 | 株式会社日立製作所 | Disk controller |
| US7467238B2 (en) | 2004-02-10 | 2008-12-16 | Hitachi, Ltd. | Disk controller and storage system |
| JP4441286B2 (en) * | 2004-02-10 | 2010-03-31 | 株式会社日立製作所 | Storage system |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4075608A (en) * | 1976-01-19 | 1978-02-21 | The United States Of America As Represented By The Secretary Of The Navy | Multiple-channel data switch |
| US4604743A (en) * | 1984-11-21 | 1986-08-05 | North American Philips Corporation | Bus structure for an image processor |
| WO1996041274A1 (en) * | 1995-06-07 | 1996-12-19 | Advanced Micro Devices, Inc. | Dynamically reconfigurable data bus |
| US5734843A (en) * | 1995-06-07 | 1998-03-31 | Advanced Micro Devices Inc. | Reverse data channel as a bandwidth modulator |
| US5754807A (en) * | 1995-11-20 | 1998-05-19 | Advanced Micro Devices, Inc. | Computer system including a multimedia bus which utilizes a separate local expansion bus for addressing and control cycles |
| US5991824A (en) * | 1997-02-06 | 1999-11-23 | Silicon Graphics, Inc. | Method and system for simultaneous high bandwidth input output |
-
1999
- 1999-10-27 CN CN 99122057 patent/CN1129072C/en not_active Expired - Fee Related
-
2000
- 2000-10-18 GB GB0025565A patent/GB2359709B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| GB2359709B (en) | 2002-08-14 |
| GB0025565D0 (en) | 2000-12-06 |
| CN1129072C (en) | 2003-11-26 |
| GB2359709A (en) | 2001-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8036243B2 (en) | Single chip protocol converter | |
| US11194754B2 (en) | PCI express to PCI express based low latency interconnect scheme for clustering systems | |
| CN100524287C (en) | A single chip protocol converter | |
| CN1205562C (en) | Split transaction protocol for a bus system | |
| JP2006502642A (en) | Integrated circuit and method for establishing a transaction | |
| CN1713164A (en) | DMA controller and data transmission with multi-transaction discretionary process | |
| CN100583819C (en) | Integrated circuit and method for packet switching control | |
| JPH02263260A (en) | Memory access switch network | |
| GB2409073A (en) | Dedicated connection between CPU and network interface in multi-processor systems | |
| CN1509440A (en) | Buffer network for conrrecting fluctrautions in parallel/serial interface | |
| CN101159687A (en) | System and device and method of multi-channel communication transmitting data | |
| CN1109307C (en) | System for interchanging data between data processor units having processors interconnected by common bus | |
| CN1696917A (en) | Direct internal storage access controller in master-slave system and bus structure | |
| CN1832488A (en) | System and method for inter connecting SP14 equipment and PCI Express equipment | |
| CN1129072C (en) | Data processing system with formulatable data/address tunnel structure | |
| CN101655825B (en) | Device for achieving LPC-USB two-way communication by using FPGA and data conversion method of LPC-US and USB-LPC | |
| CN1196065C (en) | Integrated circuit and information processing device | |
| CN1639679A (en) | A communication system | |
| CN101075959A (en) | Method for allocating bandwidth dynamically to design on-chip network | |
| CN116248758A (en) | Efficient bridge type connection structure of kernel-network on chip | |
| US6996106B2 (en) | High-speed interchip interface protocol | |
| CN115328832A (en) | Data scheduling system and method based on PCIE DMA | |
| CN1921476A (en) | Business cascade method and system applied between narrow-band communication equipments | |
| US7817651B2 (en) | Method and apparatus for controlling storage of data | |
| EP0505781B1 (en) | Multi-media serial line switching adapter for parallel networks and heterogeneous and homologous computer system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |