CN1236417C - Image display device - Google Patents
Image display device Download PDFInfo
- Publication number
- CN1236417C CN1236417C CN 02141273 CN02141273A CN1236417C CN 1236417 C CN1236417 C CN 1236417C CN 02141273 CN02141273 CN 02141273 CN 02141273 A CN02141273 A CN 02141273A CN 1236417 C CN1236417 C CN 1236417C
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- reverse
- source electrode
- image display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The present invention relates to an image display device. A shift register outputs a timing pulse at the C1 end to a data register, and the timing pulse can only be triggered by a clock synchronous with the first rising edge of a clock CLK after a shift signal STH is received as a start pulse; subsequently, timing pulses are output one by one to the data register from the C2 end to the C64 end. The logical multiplication gate AND2 generates the logical multiplication result of the Q end output of a trigger SRFF3 of SR type and a superposed signal so that a reverse signal intPOL2 is generated. The reverse signal is output to the data register. Or a gate OR1 generates the logical add result of the output of the logical gate AND3 and the Q end output of a D-flip-flop DFF64 so as to evoke a reverse signal POL2 and a rising edge of the superposed signal of a shift signal STH to be shifted to a source driver of the next level.
Description
Technical field
The present invention relates to a kind of image display device that is used for panel display apparatus such as liquid crystal indicator, special, relate to a kind of image display device that reduces line number signal.
Background technology
Because therefore pixel that liquid crystal indicator (LCD) need be accelerated usually and realization driving at a high speed therefrom need to use numerous data buss to satisfy this requirement.
Fig. 1 is the integrally-built synoptic diagram of the traditional liquid crystal indicator of expression, Fig. 2 is the block diagram of the relation between source electrode driver and timing controller or the like in the traditional liquid crystal indicator of expression, Fig. 3 is the synoptic diagram of the relation between expression data bus and the data line, Fig. 4 is the block diagram of traditional source electrode driver, Fig. 5 is the circuit diagram of traditional shift register, and Fig. 6 is the traditional data register of expression and the block diagram of the relation between the timing controller.
As shown in Figure 1, in liquid crystal indicator, n piece tape carries bag (TCP) 102 and be connected to the source electrode line (not shown) that vertically transmits in liquid crystal panel 101, and m piece TCP 103 is connected to the gate line (not shown) that along continuous straight runs transmits in liquid crystal panel 101.Liquid crystal panel 101 by with sealing liquid crystal for example between the substrate of glass and combination film transistor (TFT) or the like make.Each TCP 102 is arranged on the source electrode driver of 104-1 to 104-n separately, and each TCP 103 is arranged on the gate drivers of 105-1 to 105-m separately.Each TCP 102 is connected to the signal Processing substrate 107 that timing controller 106 is installed, and each TCP 103 is connected to the connection substrate 108 of vertical side.Signal Processing substrate 107 and vertical side be connected substrate 108 all be by, for example, printed circuit board (PCB) is made.Interface connector 109 and flexible printed wiring board (FPC) 110 is placed in the signal Processing substrate 107.What link to each other with interface connector 109 is the demonstration cable (not shown) that transmits pixel data or the like.Signal Processing substrate 107 is connected substrate 108 and utilizes the rear side bending of the flexibility of TCP 102 and 103 to liquid crystal panel 101 respectively with vertical side, FPC 110 is connected substrate 108 links together with vertical side.
As shown in Figure 2, the vision signal from interface connector 109 outputs is provided respectively to source electrode driver 104-1 to 104-n by data bus group 111 from timing controller 106.Data bus group 111 by, for example, two data buses constitute.And each data bus is by red, and is green, and blue each six data line constitute, that is, 18 data lines as shown in Figure 3 are to be under the situation of 6-bit signal at pixel data.Therefore, when data bus group 111 when for example two data buses constitute, 36 data lines are just arranged between timing controller 106 and each source electrode driver.At pixel data is under the situation of 8-bit signal, and data bus respectively comprises 24 data lines.Clock cable 112, reverse signal line 113 and data latch signal line 114 are connected between timing controller 106 and each source electrode driver, clock signal clk is provided on clock cable 112, for each source electrode driver, on reverse signal line 113, provide reverse signal POL2, on data latch signal line 114, provide data latch signal STB to each source electrode driver to each source electrode driver.And 115 on shift signal line connects timing controller 106 and source electrode driver 104-1, and cascade signal line 116 is connected between the adjacent source electrode driver.On shift signal line 115, provide shift signal STH, thereby this shift signal STH transmits one by one between source electrode driver as a cascade signal to source electrode driver 104-1.
In addition, in liquid crystal indicator, also be provided with the branch level power supply 117 that tapping voltage can be provided to each source electrode driver.
At pixel data is under the situation of 6-bit signal, is provided with in the conventional source driver: the bidirectional shift register 121 of 64-bit, data register 122, latch cicuit 123, level converter 124, D/A (D/A) transducer 125 and output buffer 126, as shown in Figure 4.
The R/L signal of determining the direction of displacement of shift signal STH offers shift register 121.The logic of R/L signal determines that in holding which of STHR end and STHL will be as the input end or the output terminal of shift signal.Shift register 121 also can receive clock signal clk and the data latch signal STB when being used for determining to load pixel data, after described data latch signal STB exports from timing controller 106, when loading was equivalent to the data of delegation, described data latch signal STB resetted to the internal trigger of shift register 121.
As shown in Figure 5, in shift register 121, be provided with 64 direct-connected each other D flip-flop DFF101 to DFF164.Clock signal clk offers the CK end of each D flip-flop DFF101 to DFF164.When STHR end during, offer the D end of first order D flip-flop DFF101 from the signal of logical multiply initial approach to become a Buddhist believer AND101 output as the input end of shift signal STH.Simultaneously, the QB end of STHR end and each D flip-flop DFF101 to DFF164 is connected to the input end of logical multiply initial approach to become a Buddhist believer AND101.Described " QB end " is meant the represented terminal of letter " Q " below little horizontal line (-) mark usually, and also is expressed as the letter " Q " below little horizontal line (-) mark in the drawings.
Structure in the shift register 121 is that the signal of exporting from the Q end of each D flip-flop DFF101 to DFF164 becomes output signal C1 to C64.
As shown in Figure 6, also be provided with counter-rotating/non-circuit for reversing 131, be used to receive, and register 132 is used to store the data from counter-rotating/non-circuit for reversing 131 outputs by the pixel data of data bus group 111 from timing controller 106 outputs.Reverse signal POL2 also offers counter-rotating/non-circuit for reversing 131, and when reverse signal POL2 was triggered, the pixel data that offers counter-rotating/non-circuit for reversing 131 was inverted and is output to register 132.On the other hand, when reverse signal POL2 did not trigger, the pixel data that offers counter-rotating/non-circuit for reversing 131 did not offer register 132 with changing.Timing controller 106 also comprises, bit comparator 133, data that are used for transmitting more from now on and the data that just transmitted before this, and a counter-rotating/non-circuit for reversing 134, be used for according to from the output signal of bit comparator 133 pixel data being reversed and exporting described pixel data.
In having traditional liquid crystal indicator of this structure, bit comparator 133 is arranged in timing controller 106, is used to detect from now on the pixel data that transmits and has compared how many bits with the pixel data that had just transmitted before this pixel data variation has taken place.If half or above pixel data have changed, then provide a semaphore request counter-rotating/non-circuit for reversing 134 counter-rotating and output pixel data to counter-rotating/non-circuit for reversing 134.After receiving this signal, counter-rotating/non-circuit for reversing 134 is with the pixel data counter-rotating, and by data bus group 111 output pixel data, the reverse signal POL2 that passes through the 113 output triggerings of reverse signal line simultaneously is to counter-rotating/non-circuit for reversing 131.
Fig. 7 is the sequential chart of the operation of the traditional shift register 121 of expression.When STHR terminated to shift signal STH, shift register 121 was used for next rising edge from clock signal clk at C1 to C64 end output timing pip, synchronously loaded pixel data to data register 122 with the rising edge of clock signal clk.In C64 end output time clock, shift signal STH exports next stage source device driver to from the STHL end simultaneously.In liquid crystal indicator shown in Figure 5, shift signal STH from timing controller 106 output and to start with pulse shift register 121 to the source electrode driver 104-1 is provided, and provide shift signal STH to the shift register 121 of other source electrode drivers, this shift signal STH is from the previous stage source electrode driver, and is shifted on cascade signal line 116.
With the timing pip synchronised of shift register 121 output, data register 122 is pixel data D00 to D05, D10 to D15, and D20 to D25, D30 to D35, D40 to D45, D50 to D55 are stored in the register 132.Yet, when reverse signal POL21 or POL22 are triggered, corresponding to the reverse signal that triggers, counter-rotating/non-circuit for reversing 131 pixel data that a data bus in two data buses of composition data bus group 111 is received reverses, and described pixel data is stored in the register 132.Because this method has reduced the variable quantity of the digital signal that transmits on data bus, electromagnetic interference (EMI) has been reduced, and has saved the electric power to charging of data bus and discharge.The signal of data register 122 storages is 384 bits, that is, and and (64 bit) * (two data buses) * (three kinds of colors).
For to all source electrode driver 104-1 to 104-n output level voltage simultaneously, latch cicuit 123 latch be equivalent to delegation data until the same data of output.Polarity inversion signal POL be used to the to reverse polarity of each frame signal, this is to provide to latch cicuit 123 and output buffer 126 for the AC driving with display panels.
Subsequently, the logic level of level converter 124 conversion pixel datas, the D/A converter 125 that receives grade level V0 to V9 is converted to simulating signal with digital signal.Grade level (simulation) after level and smooth offers the source electrode line of liquid crystal panel 101 subsequently from S1 to the S384 end of output buffer 126.
In display panels 101, gate line is by gate drivers 105-1 to 105-m scanning line by line, and scan synchronised therewith, grade level is synchronously provided to source electrode line from each source electrode driver 104-1 to 104-n, thereby for the demonstration that realizes each pixel on the source electrode line of voltage is arranged.
Liquid crystal indicator also can be such liquid crystal indicator, wherein only be provided with a data bus, and pixel data is synchronized with rising edge of clock signal and is stored in (Fig. 8 A) in the data register, or wherein be provided with two data buses, and pixel data is synchronized with rising edge of clock signal and is stored in (Fig. 8 B) the data register from two data buses together, or wherein be provided with two data buses, and rising/negative edge that pixel data is synchronized with clock signal is stored in (Fig. 8 C) the data register from two data buses respectively, or the like.
Disclose among the Japanese unexamined patent publication No. publication number No.8-8991 in 1996 and a kind ofly related in image display device the device that transmits data, thereby a kind ofly reduced the data link that switching frequency has reduced power consumption.Disclose in this document a kind of data link that clock signal is hidden when not having data variation and a kind of when most of bit change data be inverted the data link that transmit the back.Data are inverted in the data link that transmits the back when most of bit change, the 1-bit signal that is similar to the reverse signal POL2 that uses as shown in Figure 8 in traditional liquid crystal indicator produces in controller, and is sent to receiving trap with data.This 1-bit signal transmits by dedicated signal lines.Utilize these data links just may reduce power consumption.
Yet because the raising of resolution, traditional liquid crystal indicator is required the raising of the clock signal and the pixel data transfer rate of higher frequency, thereby needs to use the data bus more than, as mentioned above.Therefore, just must use the reverse signal line of also corresponding increase number, thereby, in the LSI (large scale integrated circuit) that forms timing controller and source electrode driver, the more pin of more number need be set.This will cause the problem that the size of LSI piece increases.In addition, owing to used more signal wire, the spacing between the signal wire becomes littler, and the result has increased the mutual inductance between them and the influence of capacitive reactance.Thereby, increased the possibility that cross-talk (deterioration of waveform quality) causes fault.And because the increase of line number signal, the design procedure of substrate masterplate has also increased.
In the data link described in above-mentioned purpose is to reduce the open No.8-8991 of Japanese unexamined patent publication No. of power consumption, just exist these problems.Because the raising of transfer rate, the data bus number has also increased, thereby also needs the number of corresponding increase signal wire.
Summary of the invention
The purpose of this invention is to provide a kind of image display device, it can suppress the increase of the line number signal that causes along with the increase of pixel data transfer rate.
Comprise according to image display device of the present invention: display panel; A plurality of driving circuits are used to drive display panel and connection each other; Timing controller is used for digital signal vision signal being sent to a plurality of driving circuits, will indicate the beginning pulse that begins to read vision signal to be sent in described a plurality of driving circuit one simultaneously.In this image display device, when the digital signal change amount between two continuous vision signals meets or exceeds predetermined value, timing controller reverses the signal of a back transmission in two continuous vision signals, and this vision signal is sent to driving circuit, and will indicate the reverse signal of the counter-rotating of this vision signal to be sent to driving circuit.This image display device is characterised in that the beginning pulse is sent to a driving circuit by the signal wire that transmits reverse signal.
According to the present invention, because the beginning pulse is to be transferred into the driving circuit that is connected with the one end by same signal wire with reverse signal, even be provided with a plurality of data buss that transmit vision signal, the number increase of signal wire is also few.
Best, driving circuit comprises the data register of a stored video signal, indicate anything to deposit the shift register of vision signal constantly in one by data register, shift register comprises that tripping device is used for the beginning pulse is separated from reverse signal, data register can will reverse from the vision signal of timing controller output, and stores this vision signal when the reverse signal of being separated by tripping device is triggered.
Further, it can the pulse of displacement beginning sequentially between a plurality of driving circuits.
Further, be transferred into a plurality of driving circuits in vision signal by two data buses, and respectively produce under the situation of a reverse signal for each data bus, two reverse signals all transmit on same signal wire.This permission will begin pulse and two reverse signals transmit on a signal wire.
Illustrational display panels can be used to display panel.
Description of drawings
Fig. 1 is the integrally-built synoptic diagram of the traditional liquid crystal indicator of expression;
Fig. 2 is illustrated in traditional liquid crystal indicator the synoptic diagram of relation between source electrode driver and timing controller or the like;
Fig. 3 is the synoptic diagram of the relation between expression data bus and the data line;
Fig. 4 is the block diagram of traditional source electrode driver;
Fig. 5 is the circuit diagram of traditional shift register;
Fig. 6 is the traditional data register of expression and the block diagram of the relation between the timing controller;
Fig. 7 is the sequential chart of the operation of the traditional shift register 121 of expression;
Fig. 8 A, 8B, 8C are the sequential charts of the driving method of the traditional liquid crystal indicator of expression;
Fig. 9 is expression according to the block diagram of relation between the source electrode driver of the liquid crystal indicator of the embodiment of the invention and timing controller or the like;
Figure 10 is the block diagram that describes the annexation between the source electrode driver and timing controller in the embodiment of the invention in detail;
Figure 11 is the block diagram of the structure of a shift register in the expression embodiment of the invention;
Figure 12 is the sequential chart of the operation of the shift register in the expression embodiment of the invention;
Figure 13 is the sequential chart of the operation of the data register in the expression embodiment of the invention.
Embodiment
Hereinafter with reference to the liquid crystal indicator of accompanying drawing detailed description according to the embodiment of the invention.Fig. 9 is expression according to the block diagram of relation between the source electrode driver of the liquid crystal indicator of the embodiment of the invention and timing controller or the like, Figure 10 is the block diagram that describes the annexation between the source electrode driver and timing controller in the embodiment of the invention in detail, and Figure 11 is the block diagram of the structure of a shift register in the expression embodiment of the invention.
As shown in Figure 9, according to embodiment, interface connector 9 is connected with timing controller 6, and vision signal is sent to timing controller 6 from interface connector 9.N piece source electrode driver 4-1 to 4-n is connected with timing controller 6 by data bus group 11, clock cable 12 and data latch signal line 14.By for example two data bus groups 11 that the data bus constitutes, also can by four or more the multidata bus constitute, this depends on the frequency of clock signal.Under the situation that data bus group 11 is made of two data buses, that transmits on data bus therein provides to the pixel data that is positioned at the odd-numbered line pixel of counting from an end of gate line, and providing to the pixel data that is positioned at even number line pixel place of on another data bus, transmitting.When pixel data is the digital signal of six bits, each data bus, green by red, blue each six data line constitute, as shown in Figure 1.Thereby, when data bus group 11 is made of two above-mentioned data buses, 36 data lines are just arranged between timing controller 6 and each source electrode driver.If pixel data is 8 bit digital signal, then each data bus all is made of 24 data lines.
Clock signal clk offers each source electrode driver by clock cable 12, and data latch signal STB offers each source electrode driver by data latch signal line 14.And displacement/reverse signal line 15 is connected between timing controller 6 and each source electrode driver.Cascade signal line 16 is connected between the adjacent source electrode driver.The shift signal STH of timing controller 6 outputs is directly provided to first order source electrode driver 4-1, and other each source electrode driver 4-2 to 4-n receives from the shift signal STH of direct previous source electrode driver output by cascade signal line 16, as shown in figure 10.Reverse signal POL2 directly exports to each source electrode driver from timing controller 6.
In addition, in the liquid crystal indicator of present embodiment, also be provided with the branch level power supply 17 that tapping voltage is provided to each source electrode driver.
Except inside was provided with the structure of shift register, each source electrode driver 4-1 to 4-n had and traditional as shown in Figure 3 similar structure of source electrode driver.Be arranged on 64 bit bidirectional shift registers 21 in each source electrode driver according to present embodiment, it comprises 64 direct-connected each other D flip-flop DFF1 to DFF64, as shown in figure 11.Clock signal clk offers the CK end of each D flip-flop DFF1 to DFF64.Under the situation of STHL end, offer the D end of first order D flip-flop DFF1 from the output signal of logical multiply initial approach to become a Buddhist believer AND1 as the input end of shift signal STH.Therebetween, the QB of each D flip-flop DFF1 to DFF63 end is connected to the input end of logical multiply initial approach to become a Buddhist believer AND1.And, also being provided with the trigger SRFF1 of a SR type, its S termination is received shift signal STH, and its R termination is received data latch signal STB.The output signal of the trigger SRFF1 of SR type offers the input end of logical multiply initial approach to become a Buddhist believer AND1.In first order source electrode driver 4-1, the signal that the S termination of the trigger SRFF1 of SR type is received is the stack (below be called as " superposed signal ") of shift signal STH and reverse signal POL2.And, also be provided be used to obtain shift signal STH and reverse signal POL2 logical add result's or door OR1.The reverse signal POL2 that offers each source electrode driver 4-1 to 4-n is the signal of stack in fact.
The bidirectional shift register 21 of 64 bits comprises, the triggering SRFF3 of SR type, and its S end connects the Q end of D flip-flop DFF1, its R end can receive data latch signal STB, and the trigger SRFF2 of SR type, its S end connects the Q end of D flip-flop DFF64, and its R end can receive data latch signal STB.In addition, the bidirectional shift register 21 of this 64 bit also comprises, logical multiply initial approach to become a Buddhist believer AND2 is used to generate or the logical multiply result of the Q end output of the output of door OR1 and SR D-flip flop SRFF3.The output of the QB of SR D-flip flop SRFF2 end is offered the input end of logical multiply initial approach to become a Buddhist believer AND1.SR D-flip flop SRFF1 or door OR1, SR D-flip flop SRFF3 and logical multiply initial approach to become a Buddhist believer AND2 have constituted filtering circuit 22 as tripping device, be used for isolating reverse signal intPOL2 and the beginning pulse that is used to produce timing pip from shift signal STH and reverse signal POL2, described reverse signal intPOL2 is that the data register of correlated source driver is necessary.
In the bidirectional shift register 21 of 64 bits with this structure, when STHL end during as the input end of shift signal STH, the Q end output of D flip-flop DDF offers the 64 bit bidirectional shift registers 21 that are arranged in back one-level source electrode driver as cascade signal from the STHR end.And the output of the Q of each D flip-flop DFF1 to DFF64 end offers the data register of correlated source driver respectively as the timing pip from C1 to C64 end.In addition, the output signal of logical multiply initial approach to become a Buddhist believer AND2 offers the data register of this source electrode driver as reverse signal intPOL2.Reverse signal intPOL2 is corresponding to two data buses of composition data bus group, and is separated into reverse signal intPOL21 and intPOL22 corresponding to each data bus according to the rising/negative edge of clock signal.
The liquid crystal indicator of present embodiment all is similar to traditional structure in other respects.For example, the pixel data that exports data bus group 11 from timing controller 6 to is compared, to determine having how many bits that variation has taken place than the pixel data of output before, if variation has taken place in half of pixel data or more bits, then with pixel data counter-rotating and output, and triggering reverse signal POL2 is also exported together, this pixel data is reversed once more based on reverse signal intPOL2 in data register, and the pixel data identical with raw pixel data is stored in the register.
Now the operation that has the said structure liquid crystal indicator according to present embodiment will be described.Figure 12 is the sequential chart of the shift register operation in the expression embodiment of the invention, and Figure 13 is the sequential chart of the operation of the data register in the expression embodiment of the invention.In Figure 13, in two data buses of composition data bus group 11, data bus DB1 receives and to offer the pixel data that is positioned at the odd number source electrode line of counting from the outmost grid level of grid level driver one side line, and data bus DB2 receives to offer the pixel data that is positioned at even number source electrode line place.For the reverse signal intPOL21 and the intPOL22 that are included among the reverse signal intPOL2, corresponding to data bus DB1 be intPOL21, and be intPOL22 corresponding to data bus DB2.
In this embodiment, at first, output effective pixel data before, timing controller 6 by displacement/reverse signal line 15 with shift signal STH to start with pulse export source electrode driver 4-1 to.At the shift register 21 that is arranged in source electrode driver 4-1, SR D-flip flop SRFF1 triggers a sign when receiving the beginning pulse.Thereby pixel data can be loaded among the source electrode driver 4-1.And, as traditional timing controller, timing controller 6 according to the change amount of pixel data by data bus group 11 pixel data that reverses, perhaps nonreversible pixel data just sends out it, and when the conversion pixel data, export the reverse signal POL2 of triggering to source electrode driver 4-1 by displacement/reverse signal line 15.
The shift register 21 that is arranged among the source electrode driver 4-1 is exported a timing pip to data register at the C1 end, this timing pip is only at shift signal STH after pulse is received to start with, be triggered by the clock of first rising edge that is synchronized with clock CLK, export timing pip one by one to data register at C2 to C64 end subsequently.The Q end output of SR D-flip flop SRFF3 response D flip-flop DFF1 and trigger a sign, and logical multiply initial approach to become a Buddhist believer AND2 produces the logical multiply result of this Q end output and superposed signal, thus produced reverse signal intPOL2.A rising edge of the Q of afterbody D flip-flop DFF64 end output in response produces a rising edge as the shift signal STH to the cascade signal of next stage source electrode driver 4-2 at cascade signal line 16.
Be arranged in the data register of source electrode driver 4-1, response stores pixel data at the timing pip of C1 to C64 end output in the mode that is similar to the traditional data register.In this stage in the present embodiment, as shown in figure 12, the pixel data on the data bus DB1 is stored with the rising edge of clock signal clk, and simultaneously, the pixel data on the data bus DB2 is stored with the negative edge of clock signal clk.Can not directly receive from the reverse signal POL2 of timing controller 6 outputs owing to be arranged in the counter-rotating/non-circuit for reversing of data register, pixel data is in time reversed based on the reverse signal intPOL2 that shift register 21 produces.
At pixel data is under the situation of 8 bit digital signal, when the data that transmit from timing controller 6 from now on are FF (h), and when the data of Chuan Songing are 00 (h) before this, because the variable quantity of bit is 8 bits, be most of variable quantities, then timing controller 6 transmits the pixel data 00 (h) that triggers reverse signal POL2 and obtain by inversed F F (h).Thereby data register receives pixel data 00 (h) and triggers reverse signal intPOL2 and store the pixel data FF (h) that 00 (h) counter-rotating is obtained.
Be similar to the operation of latch cicuit, level shifter, D/A converter and the output buffer of traditional approach subsequently.
In source electrode driver 4-2, the SR D-flip flop SRFF1 response that is arranged in the shift register 21 of source electrode driver 4-2 be arranged in source electrode driver 4-1 shift register 21 D flip-flop DFF64 the output of Q end rising edge and trigger a sign, thereby view data is stored in the mode that is similar to source electrode driver 4-1.And, also similarly handle at the source electrode driver 4-3 to 4-n of one-level subsequently.
In the processing of finishing n piece source electrode driver 4-1 to 4-n, and voltage gradation (simulation) has offered after the source electrode line of liquid crystal panel, data latch signal STB is triggered, and the SR D-flip flop SRFF1 to SRFF3 that is arranged in each shift register 21 is reset.
Because according in the liquid crystal indicator of the present invention, beginning pulse and reverse signal are transferred into source electrode driver 4-1 by a displacement/reverse signal line 15, thereby the increase of the line number signal that has suppressed to cause along with the increase of transfer rate.
Bit number in the pixel data, bit number in the register or the like can suitably be adjusted according to the resolution of display panels, and need not be confined to the described content of the foregoing description.
The present invention is not limited to liquid crystal indicator, and it for example also can be applicable to, plasma display and OLED display or the like.
And the trigger type that forms shift register is not limited to the D type, and it can also be other type.
Perhaps, the reverse signal that transmits on same signal wire as shift signal need be corresponding to two data buses.Also can on same signal wire, transmit corresponding to the reverse signal of a data bus only.
As mentioned above, according to the present invention, because the beginning pulse is sent to the driving circuit that is connected an end with reverse signal on same signal wire, even transmit a plurality of data buss that have of vision signal, the quantity that also can suppress signal wire increases.This has also suppressed the increase of the number of pins of LSI piece.And, because the spacing between the signal wire can broaden, thereby can reduce stray capacitance, thereby suppress the cross-talk that the influence owing to mutual inductance and electric capacity causes.In addition, owing to suppressed the increase of signal wire quantity, thus can reduce the step of design.
Claims (6)
1. image display device comprises:
Display panel;
A plurality of driving circuits are used to drive described display panel and connect each other;
Timing controller; Be used for vision signal is sent to described a plurality of drive circuit with data signal; To indicate simultaneously the beginning pulse that begins to read described vision signal to be sent in a plurality of drive circuits one; When the digital signal change amount between two continuous vision signals meets or exceeds predetermined value; Described timing controller reverses the signal of a rear transmission in two continuous vision signals; And this vision signal is sent to described drive circuit; And will indicate the reverse signal of this vision signal counter-rotating to be sent to described drive circuit
Described beginning pulse is transferred into a described driving circuit by the signal wire that transmits reverse signal.
2. image display device as claimed in claim 1, it is characterized in that described driving circuit comprises the data register of stored video signal, indicate anything to deposit the shift register of described vision signal constantly in one by described data register, and described shift register comprise and is used for tripping device that described beginning pulse is separated from described reverse signal.
3. image display device as claimed in claim 2 is characterized in that when the reverse signal of being separated by described tripping device is triggered, and the vision signal counter-rotating that described data register will transmit from described timing controller is also stored this vision signal.
4. as any described image display device in the claim 1 to 3, it is characterized in that described beginning pulse sequentially is shifted between a plurality of driving circuits.
5. as any described image display device in the claim 1 to 3, it is characterized in that being transferred into a plurality of driving circuits by two data buses in described vision signal, for each data bus produces reverse signal, and two reverse signals all transmit on same signal wire.
6. as any described image display device in the claim 1 to 3, it is characterized in that described display panel is a liquid crystal panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02141273 CN1236417C (en) | 2002-07-05 | 2002-07-05 | Image display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02141273 CN1236417C (en) | 2002-07-05 | 2002-07-05 | Image display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1466123A CN1466123A (en) | 2004-01-07 |
| CN1236417C true CN1236417C (en) | 2006-01-11 |
Family
ID=34147751
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 02141273 Expired - Fee Related CN1236417C (en) | 2002-07-05 | 2002-07-05 | Image display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1236417C (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20050094017A (en) * | 2004-03-17 | 2005-09-26 | 비오이 하이디스 테크놀로지 주식회사 | Circuit for driving liquid crystal display device |
| KR101090248B1 (en) * | 2004-05-06 | 2011-12-06 | 삼성전자주식회사 | Column Driver and flat panel device having the same |
| CN100424747C (en) * | 2004-12-01 | 2008-10-08 | 洪志明 | Liquid crystal display module and its signal controller and control method |
| CN100403393C (en) * | 2005-03-18 | 2008-07-16 | 统宝光电股份有限公司 | Document transferring method of realizing document turnover by using differential document signal |
| CN100426367C (en) * | 2005-03-30 | 2008-10-15 | 奇景光电股份有限公司 | Control signal transmission method for liquid crystal display |
| CN101005631B (en) * | 2007-01-09 | 2010-10-06 | 四川长虹电器股份有限公司 | Vide frequency display device signal detecting method and its circuit |
| CN102034410B (en) * | 2009-09-30 | 2012-12-26 | 群康科技(深圳)有限公司 | Image data processing module applied to display and data line drive circuit |
| KR102462110B1 (en) * | 2016-03-15 | 2022-11-03 | 삼성디스플레이 주식회사 | Gate driver and display device including the same |
-
2002
- 2002-07-05 CN CN 02141273 patent/CN1236417C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1466123A (en) | 2004-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1269098C (en) | Connector and device for driving liquid crystal display device using said connector | |
| US7227522B2 (en) | Method of driving a liquid crystal display and driver circuit for driving a liquid crystal display | |
| US7999799B2 (en) | Data transfer method and electronic device | |
| KR101222949B1 (en) | A driving circuit of liquid crystal display device and a method for driving the same | |
| EP1736959B1 (en) | Apparatus and method for driving image display device | |
| CN103280195B (en) | Row reversion is adopted to drive liquid crystal indicator and the driving method thereof of the reversion of realization point | |
| CN1677459A (en) | Electronic device | |
| CN1246817C (en) | Panel display and drive method thereof | |
| CN1396582A (en) | Image signal drive circuit and display unit with image signal drive circuit | |
| CN1573459A (en) | Display driving device and method and liquid crystal display apparatus having the same | |
| CN1266517C (en) | Liquid crystal display with two terminal data polarity reverser and drive thereof | |
| CN1136532C (en) | System and method for data planarization | |
| CN1773338A (en) | Liquid crystal display and driving method thereof | |
| CN1940647A (en) | A driving circuit of liquid crystal display device and a method for driving the same | |
| KR19980021332A (en) | LCD panel drive circuit | |
| CN103325344B (en) | Interactive display device and method of LED (Light Emitting Diode) display driver | |
| CN1877668A (en) | Apparatus and method for driving gate lines in a flat panel display | |
| KR100447541B1 (en) | Image display apparatus | |
| CN1940645A (en) | Apparatus and method for transmission data, apparatus and method for driving image display device using the same | |
| CN1236417C (en) | Image display device | |
| CN1577472A (en) | Scan electrode driving circuit and display apparatus | |
| CN1991966A (en) | Driver for liquid crystal display | |
| US6611247B1 (en) | Data transfer system and method for multi-level signal of matrix display | |
| CN1909034A (en) | Display device | |
| US20080192030A1 (en) | Serial Data Transmission Method and Related Apparatus for Display Device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: NIPPON ELECTRIC CO., LTD. Free format text: FORMER OWNER: NEC LCD TECHNOLOGY CO.,LTD Effective date: 20100608 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: KANAGAWA-KEN, JAPAN TO: TOKYO, JAPAN |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100608 Address after: Tokyo, Japan Patentee after: NEC Corp. Address before: Kanagawa, Japan Patentee before: NEC LCD Technologies, Ltd. |
|
| ASS | Succession or assignment of patent right |
Owner name: GETENA FOUNDATION CO., LTD. Free format text: FORMER OWNER: NEC CORP. Effective date: 20110901 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20110901 Address after: Delaware, USA Patentee after: Nippon Electric Co. Address before: Tokyo, Japan Patentee before: NEC Corp. |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060111 Termination date: 20130705 |