CN1231052C - Group identifier/section filter in digital TV system - Google Patents

Group identifier/section filter in digital TV system Download PDF

Info

Publication number
CN1231052C
CN1231052C CN 00134104 CN00134104A CN1231052C CN 1231052 C CN1231052 C CN 1231052C CN 00134104 CN00134104 CN 00134104 CN 00134104 A CN00134104 A CN 00134104A CN 1231052 C CN1231052 C CN 1231052C
Authority
CN
China
Prior art keywords
packet identifier
filter
section
district
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 00134104
Other languages
Chinese (zh)
Other versions
CN1365233A (en
Inventor
郑秀吉
金圭硕
吴镇鸿
金时铉
金昌奎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Inc
Original Assignee
LG Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Electronics Inc filed Critical LG Electronics Inc
Priority to CN 00134104 priority Critical patent/CN1231052C/en
Publication of CN1365233A publication Critical patent/CN1365233A/en
Application granted granted Critical
Publication of CN1231052C publication Critical patent/CN1231052C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

The present invention relates to a PID/ segment filter which can be used for the ATSC standard or the DVB standard and does not have any limitation. The present invention comprises a processor module, a PID comparison circuit module, a downloading circuit module and an external memory management module, wherein the processor module decodes input transport streams to detect PID and TID, downloads information required by viewers and controls the operation of each system unit to store or discard the information, the PID comparison circuit module compares a PID value from the processor module with a PID value stored in an internal register, the downloading circuit module downloads information extracted from decoding information of the processor module, and the external memory management module stores the information extracted according to viewers' requests in an external memory.

Description

Packet identifier/section filter in the digital television system
Technical field
The present invention relates to digital television system, and being particularly related to a kind of packet identifier (PID)/section filter (PID/section filter), this filter can be applicable to ATSC (advanced television systems committee) standard of United States of america digital television broadcasting or DVB (digital television broadcasting) standard of European digital satellite broadcasting without restriction.
Background technology
In the digital television system of using such as the MPEG2 standard of the DVB standard of the ATSC standard of United States of america digital television broadcasting or European digital satellite broadcasting, transport flow regimes is meant that the audio with various programs is multiplexed as the grouping that has error correcting code, and sends these multiplexed audio.
Transport stream sends with predetermined unit of transfer's (for example, 188 bytes), and each transport stream unit comprises a PID (packet identifier), is used for showing that corresponding transport stream comprises is for which kind of information.Therefore, the PID/ section filter that is arranged in receiving unit extracts the transmission stream decoding that receives the needed information of spectators, and with in this download of information to one external equipment, is stored in the memory, or according to PID it is abandoned from decoded information.
Yet the structure of general PID/ section filter only can be supported ATSC standard or DVB standard.
As an example of general PID/ section filter, the ST20-TP2 chip of SGS-The Thomson Corporation utilizes processor to come the decoding of DVB stream, and section filter partly is configured to hardware.This chip comprises 32 filters, at one time 32 section filtering to dividing into groups.Wherein, each filter needs the paragraph header data (section header data) of 8 bytes and the mask data of 8 bytes, and whether the paragraph header data that mask data is used to indicate 8 bytes are used for filtering.Therefore, used 512 bytes (32 * 8 * 2=512) fixed storage space altogether.Yet the ST20-TP2 chip of use SGS-The Thomson Corporation carries out filtering and still can be restricted, and this is because in ATSC and DVB system, also comprises the required extra field of filtering except 8 basic bytes in some section.
As another example of general PID/ section filter, the shortcoming of PID/ section filter of GDC21S802A chip that is exclusively used in the use LG company of ATSC system is that it does not support DVB or other standard.
As another example of general PID/ section filter, the LSI logic L64118 chip with ATSC and DVB system in combination function comprises 32 PID registers, and supports the section filtering of 30 PID.LSI logic L64118 chip comprises 32 filters, and each filter is constructed to data, is used for filtering to comprise maximum 12 bytes of paragraph header data.But the shortcoming of this decoding chip is that the service efficiency of memory is low.
As mentioned above, owing to can only support one of ATSC standard or DVB standard according to the PID/ section filter of prior art, so the range of application of product is restricted.Owing to the restriction as the field of section filter is restricted filtering, and resource is wasted owing to memory is not used effectively.
Summary of the invention
The purpose of this invention is to provide a kind of maximized PID/ section filter of service efficiency that can support ATSC standard and DVB standard simultaneously and make memory.
To achieve these goals, PID/ section filter according to the present invention comprises: a processor module, a PID comparison circuit module, once a live road module and an external memory storage administration module; Processor module be used for will input transmission stream decoding, detect PID (packet ID) and TID (Table I D) in the decoded transport stream, and be included in the section in the transport stream of described input according to the comparative result filtering of described PID comparison circuit module; Pid value and TID value that PID comparison circuit module is used for being received from processor module compare with the pid value and the TID value that are stored in each internal register, then comparative result are fed back to processor module; The download circuit module is according to the filtering result of the comparative result and the processor module of PID comparison circuit module, and the download of information that will extract from the information of being decoded by the processor module is to external equipment; The information stores that the external memory storage administration module is used for extracting from the information of being decoded by the processor module is to external memory storage.
PID/ section filter according to the present invention also comprises the peripheral control unit module, is used for being recorded in PID comparison circuit module with the corresponding pid value of spectators' information needed, and being recorded in the filter memory by the information of processor module filtered.
Fig. 1 is a block diagram, shows the structure according to PID/ section filter of the present invention.
Fig. 2 a shows the form of the PID register in the PID comparison circuit module of Fig. 1.
Fig. 2 b shows the form of the PID register of the comparative result that is used to export PID comparison circuit module.
Fig. 3 shows the data format of the filter memory of Fig. 1.
Fig. 4 shows the structure of the register in the external memory modules of Fig. 1.
The form of Fig. 5 shows the comparative result of PID comparison circuit module.
Below, with reference to the course of work and the effect of accompanying drawing detailed description according to PID/ section filter of the present invention.
Fig. 1 is a block diagram, shows the structure according to PID/ section filter of the present invention.When utilizing remote controller, spectators send control command when finding the information of relevant broadcast program to outside controller module 10, peripheral control unit module 10 will be recorded in each PID register of PID comparison circuit module 30 with the corresponding pid value of solicited message, and required filter information is stored in the filter memory 20, thereby make the corresponding information of processor module 40 outputs.
The transmission stream decoding with predetermined bite (for example 188 bytes) that processor module 40 will receive from external equipment detects PID and TID (Table I D) in the decoding transport stream, and request PID comparison circuit module 30 more detected PID and TID.Processor module 40 carries out filtering according to being stored in filter information in the filter memory 20, that have data format shown in Figure 3 by peripheral control unit 10 to the section that is included in the transport stream.
Whether filter memory 20 has one 16 filter mask district, be used to indicate from the top in paragraph header district begin each byte is carried out filtering.For example, when the value in filter mask district was 0x000f, expression was carried out filtering to 4 bytes on top, paragraph header district.In this case, 4 byte values will using during filtering are recorded in the next one district in filter mask district.
When processor module 40 request relatively when PID and TID, the comparison other value that 30 pairs of PID comparison circuit modules receive from processor module 40 be stored in 32 values the internal register respectively and compare, wherein the latter has the structure shown in Fig. 2 a.The comparative result of PID comparison circuit module 30 is transferred into the processor module 40 with structure shown in Fig. 2 b.For comparative result being sent to processor module 40, PID comparison circuit module 30 comprises: a PID with input saves as the register of comparison other; A register that stores Table I D; And 32 internal registers.
Content in the PID register shown in Fig. 2 a is by peripheral control unit 10 records.The structure of PID register comprises: first district (pid value) is used to indicate pid value to be compared; Second district (section or non-section) is used to show whether the grammer of the grouping of distributing to PID has section structure; The 3rd district (decoding enables) (Decoding Enable) is used to show whether decode and PID divides into groups accordingly; The 4th district (download enables) (Download Enable) is used to show whether will directly be sent to external equipment with the corresponding grouping of PID; The 5th district (Table I D) is used to indicate the TID value of section to be decoded; The 6th district (filter information index) (Filter Information Index) is used to show that storage is used for the initial address of memory of the information of section filtering; And SECTOR-SEVEN (filter index or data type), be used to show the purposes of the 6th district (filter information index).When the value of SECTOR-SEVEN (filter index or data type) is ' 0 ', show that it is used for original applications; When the value of SECTOR-SEVEN is ' 1 ', show that it is used for data type.
PID comparison circuit module 30 comprises 32 PID registers with said structure, also comprises the reference PID register and the TID register that use according to the comparison of request of processor module 40.
In addition, comparative result in the PID comparison circuit module 30, that have structure shown in Fig. 2 a is transmitted to processor module 40.Register shown in Fig. 2 b comprises: first district (data type) shows which register in 32 PID registers and the comparative result of processor module 40 are complementary; Second to the 4th district (section or non-section, the coding enable, download enable), have and identical functions described in Fig. 2 a; The 5th district (mating PID number) is used to show result's PID register number as a comparison; With the 6th district (filter information index), be used to show the initial address of the memory of storing the information that is used for section filtering.
Here, PID comparison circuit module 30 is PID and TID relatively, but when the value in the TID district of PID register or TID register (Table I D) is 0xFF, judges that TID mates mutually, only compares PID.In other words, use 0xFF to mean that as TID described district should not be compared, this shows that the 0xFF value is forbidden value for the TID in the mpeg standard.
According to comparative result, if there is the PID register value of several couplings, the PID register that then has available storage area can send according to ascending order or descending according to its data class model.
Next step, processor module 40 is according to the comparative result that receives from PID comparison circuit module 30, and the respective packets that will decode from transport stream is stored in the predetermined memory block.
In other words, when being ' 0 ' PID number that mates, corresponding grouping is dropped.On the other hand, when PID number of coupling for ' 1 ' and its when not having section structure, grouping is stored in the corresponding data storage area.When the PID register number of coupling has section structure for '. ' and its, carry out filtering according to the filter information in the filter memory shown in Figure 3.Then, judge whether according to the filtering result with corresponding packet memory with the corresponding storage area of data type in.
And, when the PID register of judging coupling surpasses two and they and does not have section structure, processor module 40 with packet memory with the corresponding zone of data class offset that sends from PID comparison circuit module 30 in.When the PID register of judging coupling surpasses two and they and has section structure, carry out filtering according to the filter information of filter memory shown in Figure 3 20.Then, when filtering result and filter information coupling, grouping is stored in the corresponding data type district.
In case receive the download instruction of from processor module 40, download circuit module 50 external hardware that will divide into groups accordingly directly to send to, and without external memory storage.This function is very effective for the situation that inlet flow has high bandwidth, and this is because corresponding grouping can only be stored in the external hardware, and not through other processing.
Then, external memory modules 60 keeps register datas, so that the corresponding external memory area of data type of control and 32 PID registers, and with decoded storage externally in the memory.
In other words, as shown in Figure 4, stored in the external memory modules 60 from the starting and ending address of the memory block that peripheral control unit 10 receives.In case receive the instruction of the data type that requires 40 distribution of storage processor module, external memory modules 60 just arrives this storage corresponding district.
As mentioned above, utilize the interaction between each module, can between the buffer of PID register and external memory modules 60, realize various couplings.
As an example of above-mentioned matching process, a plurality of storage buffers can mate with a PID.In the method, identical pid value is recorded on a plurality of PID registers.For example, if identical pid value is recorded on 32 PID registers, then PID comparison circuit module 30 provides the comparative result with form shown in Figure 5 for processor module 40.Correspondingly, external memory modules 60 can utilize 32 storage buffers to store data.
The advantage of this function is: the continuous transmission data with high bandwidth such as broadcast data can be received and at short notice without any loss.
As another example of above-mentioned matching process, a storage buffer can mate with a plurality of PID.This method is following realization: each pid value is recorded on each PID register; With the value record of the SECTOR-SEVEN shown in Fig. 2 a (filter index or data type) is ' 1 '; With the value record of the 6th district shown in Fig. 2 b (filter index or data type) is a specific data type value.
In this case, PID comparison circuit module 30 will send to processor module 40 for the result that each PID has a same data type value, and processor module 40 will send to external memory modules 60 to the instruction of storage in the same memory buffer.
Utilize this function that the efficient of memory is improved, this is because the memory of low capacity can be used for receiving data and do not need fast processing.
Therefore, can support ATSC (advanced television systems committee) standard and DVB (digital television broadcasting) standard simultaneously according to PID/ section filter of the present invention.This realizes by the following method: will be such as the information stores PID (packet identifier) and the TID (table identifier) in a plurality of internal registers of PID comparison circuit module; When PID and TID are compared in the processor module request, object value to be compared and the value that is stored in the internal register are compared; And from decoded information, detect the required information of spectators, so that download subsequently or abandon.
In addition, in the process that the data type of each PID register in keeping register and PID comparison circuit module is complementary, external memory modules 60 can keep register by making a PID and a plurality of storage buffer coupling or a plurality of PID and a storage buffer being mated.Therefore, according to the memory service efficiency height of PID/ section filter of the present invention.

Claims (16)

1. packet identifier/section filter comprises:
One processor module, a packet identifier comparison circuit module, once live road module and external memory storage administration module;
Described processor module be used for will input transmission stream decoding, detect packet identifier and table identifier in the decoded transport stream, and be included in the section in the transport stream of described input according to the comparative result filtering of described packet identifier comparison circuit module;
Described packet identifier comparison circuit module is used for comparing with the value of the packet identifier that is stored in each internal register and the value of table identifier being received from the value of packet identifier of described processor module and the value of table identifier, and comparative result is fed back to described processor module;
Described download circuit module is used for the filtering result according to the comparative result and the described processor module of described packet identifier comparison circuit module, and the download of information that will extract from the information of being decoded by described processor module is to external equipment; With
The information stores that described external memory storage administration module is used for extracting from the information of being decoded by described processor module is to external memory storage.
2. packet identifier/section filter as claimed in claim 1, also comprise the peripheral control unit module, be used for will with the value record of the corresponding packet identifier of spectators' information needed in packet identifier comparison circuit module, and being recorded in the filter memory by the information of processor module filtered.
3. packet identifier/section filter as claimed in claim 2, wherein filter memory comprises filter mask district, is used to indicate the filtering of each byte is partly begun to carry out from which of paragraph header.
4. packet identifier/section filter as claimed in claim 3, the filter mask district of wherein said filter memory comprises the data of 16 bytes.
5. packet identifier/section filter as claimed in claim 1, wherein said processor module extract the required information of spectators according to the comparative result of packet identifier comparison circuit module feedback from decoded information.
6. packet identifier/section filter as claimed in claim 5, wherein when the matching value of the packet identifier register that feeds back from packet identifier comparison circuit module is input as ' 0 ', processor module will divide into groups to abandon accordingly.
7. packet identifier/section filter as claimed in claim 5, wherein when the matching value of packet identifier register for ' 1 ' and its when not having section structure, processor module with packet memory in corresponding data storage area; When the matching value of packet identifier register for ' 1 ' and its when having section structure, processor module carries out filtering operation according to filter information, then according to the filtering result judge its whether with corresponding packet memory with the corresponding memory block of data type in.
8. packet identifier/section filter as claimed in claim 5, wherein when the packet identifier register of coupling surpasses two and they and does not have section structure, processor module with packet memory with the corresponding zone of data class offset that sends from packet identifier comparison circuit module in; When the packet identifier register of coupling surpassed two and they and has section structure, processor module carried out filtering according to the filter information of filter memory, and then, the packet memory that will be complementary with filter information is in corresponding data type district.
9. packet identifier/section filter as claimed in claim 1, wherein said packet identifier comparison circuit module comprises:
32 internal registers with identical data form;
Packet identifier with input saves as the register of comparison other; With
A register that is used to store table identifier.
10. packet identifier/section filter as claimed in claim 9, the internal register of wherein said packet identifier comparison circuit module comprises:
First district is used to indicate the value of packet identifier to be compared;
Second district is used to show whether the grammer of the grouping of distributing to packet identifier has section structure;
The 3rd district is used to show whether decode and packet identifier divides into groups accordingly;
The 4th district is used to show whether will directly be sent to external equipment with the corresponding grouping of packet identifier;
The 5th district is used to indicate the value of the table identifier of section to be decoded;
The 6th district is used to show that storage is used for the initial address of memory of the information of section filtering; With
SECTOR-SEVEN, the purposes that is used to indicate the 6th district.
11. packet identifier/section filter as claimed in claim 10, wherein when the value of SECTOR-SEVEN was ' 0 ', packet identifier/section filter was used for original purpose; When the value of SECTOR-SEVEN was ' 1 ', packet identifier/section filter was used for data type.
12. packet identifier/section filter as claimed in claim 1, the register that wherein is used to export the comparative result of packet identifier comparison circuit module comprises:
First district shows which register in a plurality of packet identifier registers and the comparison of request of processor module are complementary;
Second district is used to show whether the grammer of the grouping of packet identifier appointment has section structure;
The 3rd district is used to show whether decode and packet identifier divides into groups accordingly;
The 4th district is used to show whether will directly be sent to external equipment with the corresponding grouping of packet identifier;
The 5th district is used to indicate result's packet identifier register number as a comparison; With
The 6th district is used to indicate storage to be used for the initial address of memory of the information of section filtering.
13. packet identifier/section filter as claimed in claim 1, if wherein after relatively, have several identical packet identifier register values, the packet identifier register root that then has an available storage area according to the data class model of packet identifier register according to ascending order or descending transmission.
14. packet identifier/section filter as claimed in claim 1, wherein said external memory storage administration module receive from peripheral control unit every kind of data type the memory block the starting and ending address and store these addresses, and when receiving the instruction that requires the storage specific data type from described processor module, storage is distinguished to corresponding.
15. packet identifier/section filter as claimed in claim 14, wherein said external memory storage administration module is stored data by a packet identifier and a plurality of storage buffer are mated.
16. packet identifier/section filter as claimed in claim 14, wherein said external memory storage administration module is stored data by a plurality of packet identifiers and a storage buffer are mated.
CN 00134104 2000-12-04 2000-12-04 Group identifier/section filter in digital TV system Expired - Fee Related CN1231052C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 00134104 CN1231052C (en) 2000-12-04 2000-12-04 Group identifier/section filter in digital TV system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 00134104 CN1231052C (en) 2000-12-04 2000-12-04 Group identifier/section filter in digital TV system

Publications (2)

Publication Number Publication Date
CN1365233A CN1365233A (en) 2002-08-21
CN1231052C true CN1231052C (en) 2005-12-07

Family

ID=4596039

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 00134104 Expired - Fee Related CN1231052C (en) 2000-12-04 2000-12-04 Group identifier/section filter in digital TV system

Country Status (1)

Country Link
CN (1) CN1231052C (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100466708C (en) * 2002-09-23 2009-03-04 皇家飞利浦电子股份有限公司 A video recorder unit and method of operation therefor
CN100421457C (en) * 2003-12-19 2008-09-24 乐金电子(中国)研究开发中心有限公司 Method and apparatus for addressable play of rolling/static title in digital television
CN100440946C (en) * 2004-09-22 2008-12-03 创惟科技股份有限公司 Method of filtering digital video frequency broadcasting sub frequency channel and related controller
CN100344151C (en) * 2005-03-31 2007-10-17 上海南广电子技术有限公司 Program identifier filter for digital video broadcasting and control method thereof
KR101171304B1 (en) 2005-04-28 2012-08-06 엘지전자 주식회사 Apparatus and method for recording data in digital broadcasting receiver
JP5499908B2 (en) * 2010-05-31 2014-05-21 ソニー株式会社 Data filtering apparatus and data filtering method
CN102036113A (en) * 2010-12-31 2011-04-27 华为终端有限公司 Control method of digital television programs, television data card and digital televiewing system

Also Published As

Publication number Publication date
CN1365233A (en) 2002-08-21

Similar Documents

Publication Publication Date Title
US6654423B2 (en) PID/section filter in digital television system
US6115422A (en) Protocol and procedure for time base change in an MPEG-2 compliant datastream
US6275507B1 (en) Transport demultiplexor for an MPEG-2 compliant data stream
US6091772A (en) Black based filtering of MPEG-2 compliant table sections
CN1190917C (en) Transmission stream multipass shunting device
US6078594A (en) Protocol and procedure for automated channel change in an MPEG-2 compliant datastream
US6026506A (en) Concealing errors in transport stream data
US20010043621A1 (en) Embedded clock recovery and difference filtering for an mpeg-2 compliant transport stream
US6229801B1 (en) Delivery of MPEG2 compliant table data
US9167211B2 (en) Method for transmitting an IPTV streaming service by P2P transmission, and method for receiving an IPTV streaming service by P2P transmission
CN101064669A (en) Network real-time playing multimedia data method
CN1231052C (en) Group identifier/section filter in digital TV system
JP2005512386A (en) Transport stream for program stream conversion
CN1832574A (en) Signal processing apparatus and signal processing method
US8861519B2 (en) Data filtering apparatus and data filtering method
CN1469560A (en) Wide-band digital video monitoring network system
CN1812590A (en) Signal processing apparatus and stream processing method
US20060215648A1 (en) System and method for hardware based protocol conversion between audio-visual stream and ip network
JP2002542549A (en) Apparatus and method for processing high-speed streaming media in a computer
CN1960484A (en) Transmission method for multimedia broadcast service
US20060015929A1 (en) USB interface module for TV broadcasting
CN1264303C (en) Multiple circuit
EP2361480A1 (en) Signal processing apparatuses capable of processing initially reproduced packets prior to buffering the initially reproduced packets
CN101217661A (en) Inter-network packet modifier and related method thereof
CN1210956C (en) Real time receiving and sxtorage method for video signal conference stream medium

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20051207

Termination date: 20161204

CF01 Termination of patent right due to non-payment of annual fee