CN1189018A - Error correction device - Google Patents

Error correction device Download PDF

Info

Publication number
CN1189018A
CN1189018A CN97122662A CN97122662A CN1189018A CN 1189018 A CN1189018 A CN 1189018A CN 97122662 A CN97122662 A CN 97122662A CN 97122662 A CN97122662 A CN 97122662A CN 1189018 A CN1189018 A CN 1189018A
Authority
CN
China
Prior art keywords
crc
decoder
reliability
input
error correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN97122662A
Other languages
Chinese (zh)
Inventor
山中隆太朗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to CN97122662A priority Critical patent/CN1189018A/en
Publication of CN1189018A publication Critical patent/CN1189018A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Error Detection And Correction (AREA)

Abstract

The error correction device is provided with an internal code decoder which outputs a series of decoded data and reliability information of the decoded data, a CRC (Cyclic Redundancy Check) decoder, a de-interleaver, an erasure position detector, and an external code decoder for decoding an external code by soft judgement. When the external code is decoded by the soft judgment, not only the series of decoded data of the internal code and their reliability information but also frame error information based on CRC are used as input signals. It is therefore possible to perform error correction with a high accuracy and to obtain low BER characteristics.

Description

Error correction device
The present invention relates to a kind of error correction device that is suitable for being used for the communication system of concatenated code (concatenated code).
The Japanese Patent Application Publication thing of 95-22968 pending trial has disclosed a kind of general communication system that uses concatenated code, this communication system is provided with outside encoder 11 and inboard encoder 12 at transmit leg, be provided with inboard decoder 13 and outside decoder 14 the recipient, as shown in Figure 8.Viterbi (Viterbi) algorithm application that adopts maximum likelihood decoding in the decoding of ISN to calculate the reliability of a series of decoded datas.As disclosed in 96-251144 number Japanese Patent Application Publication thing to be tried, in order to obtain the reliability information of each symbol, use the means of SOVA (soft output Viterbi algorithm), as shown in Figure 9 as the reliability of calculating a series of decoded datas.On the other hand, as disclosed in 94-205054 number Japanese Patent Application Publication thing to be tried, use the example of Reed-Solomon (ReedSolomon) sign indicating number as outer sign indicating number.
Compare with voice communication, non-voice communication is in full reportedly sent etc. and to be required high-transmission quality and lower Bit error ratio (following with abbreviation " BER ").In addition, in the communication of mobile radio telecommunications and so on, the operating period of the battery of portable terminal device is kept in hope for a long time, thereby therefore requires to reduce the output of transmission with the reduction power consumption.If BER can do lowlyer, required Eb/Io just can design lessly, make to send with low output, thus the power consumption of minimizing portable terminal device.
Yet using the design of the general communication equipment of concatenated code is in order to realize less delay rather than low BER, because the purpose of these equipment mainly is to be used for voice communication.Therefore, there is such problem, can not thinks that promptly these equipment are optimizer systems of non-voice communication.Owing to there is this problem, to increase transmitted power inevitably, if but increasing transmitted power, another problem appears again, and promptly the transmitted power of Zeng Daing causes the interference from the transmission signal of other-end.
In addition, when using concatenated code, carry out maximum likelihood decoding, with to inner decoding, then according to the reliability of a series of decoded datas of maximum likelihood information acquisition based on viterbi algorithm.Therefore, when will be with soft judgement during to outer-decoder, this soft judgement decoding has to only to use a series of decoded datas of ISN and maximum likelihood information thereof as input signal, and therefore existing can not be with the problem of done with high accuracy error correction.
The present invention is intended to solve the problem of some preexists like this, the object of the present invention is to provide a kind of error correction device that can improve error correcting capability and realize low BER.
In order to achieve the above object, according to the present invention, this error correction device is provided with: export a series of decoded datas and the inner decoding device of the reliability information of decoded data; Carry out the CRC decoder that CRC (cyclic redundancy check) judges; The deinterleaver that deinterleaves; Eliminate position (erasure position) and detect the elimination position detector of handling; With with the outer-decoder device of soft judgement to outer-decoder.Possessed such structure, when with soft judgement during to outer-decoder, not only the decoded data sequence of this ISN and decoded data reliability information and also be used as input signal based on the frame error information of CRC.Therefore may carry out error correction and obtain low BER characteristic with high accuracy.
According to a first aspect of the present invention, a kind of error correction device is provided, comprising: the inner decoding device is used to receive data of receiving and the decoding processing of carrying out ISN and calculates its reliability; The CRC decoder is used to receive the output of inner decoding device and carries out the CRC processing; Deinterleaver is used to receive the input of CRC decoder and deinterleave; Eliminate position detector, be used to receive the output of CRC decoder and the output of deinterleaver, and eliminate position probing and handle; And the outer-decoder device, be used to receive the output of eliminating position detector, and with soft judgement to outer-decoder.Therefore, this device has the usefulness that possibility is carried out error correction with high accuracy and obtained low BER characteristic.
According to a second aspect of the present invention, a kind of error correction device of first aspect is provided, it further comprises the electric field strength analyzer, be used to measure the electric field strength that receives data and when preparing, the electric field strength that records be input to the inner decoding device, wherein use RS code as outer sign indicating number to inner decoding.Therefore, this device has the usefulness that possibility is carried out error correction with high accuracy more and obtained low BER characteristic.
According to the third aspect of the present invention, a kind of error correction device of first aspect is provided, it further comprises SIR (signaling interface ratio) analyzer, is used to measure SIR and when preparing inner decoding a SIR who records is input to the inner decoding device, wherein uses RS code as outer yard.Therefore, this device has with high accuracy more and carries out error correction and obtain the usefulness of low BER characteristic.
According to a fourth aspect of the present invention, a kind of error correction device according to first aspect is provided, wherein SOVA is applied in the decoding algorithm of ISN, and uses RS code as outer sign indicating number.
Therefore, this device has the usefulness of carrying out error correction and the low BER characteristic of acquisition with much higher precision.
Fig. 1 is the configuration block diagram of the error correction device of the expression embodiment of the invention 1.
Fig. 2 is that expression is carried out the master drawing as a result that CRC judges with the CRC decoder.
Fig. 3 represents not only with CRC but also eliminates the master drawing of position judgment with the reliability of decoded data.
Fig. 4 is the configuration block diagram of the error correction device of the expression embodiment of the invention 2.
Fig. 5 is the configuration block diagram of the error correction device of the expression embodiment of the invention 3.
Fig. 6 is the configuration block diagram of the error correction device of the expression embodiment of the invention 4.
Fig. 7 is the grid chart of the SOVA operation of the expression embodiment of the invention 4.
Fig. 8 is the block diagram that uses the error correction device of concatenated code in the example of prior art.
Fig. 9 is at the grid chart of moment K=3 in the example of prior art.
Embodiment 1
Below with reference to Fig. 1 to 7 explanation one embodiment of the present of invention.Fig. 1 represents the configuration corresponding to the error correction device of the embodiment 1 of first aspect present invention.In Fig. 1, label 1 expression inner decoding device is used to receive the data received, carries out the decoding processing of ISN and calculate the reliability of decoded data; 2 expression CRC decoders, the decoded data that is used to receive as 1 output of inner decoding device reaches decoded data reliability, and carries out CRC and handle; 3 expression deinterleavers are used to receive the data of CRC decoder 2 outputs and the reliability of this dateout, and the processing that deinterleaves; Position detector is eliminated in 4 expressions, is used to receive the CRC judged result of CRC decoder 2, from the dateout of deinterleaver 3 and the reliability of this dateout, and eliminates position probing and handles; And 5 expression outer-decoder devices, be used to receive testing result and the dateout of eliminating position detector 4, and carry out the decoding processing of RS code.The output of inner decoding device 1 is input to CRC decoder 2.One of output of CRC decoder 2 is input to deinterleaver 3, and its another output is input to eliminates position detector 4.The output of deinterleaver 3 is input to eliminates position detector 4, and the output of eliminating position detector 4 is input to outer-decoder device 5.
Secondly, the operation of present embodiments is described with reference to figure 2 and 3.In the following description, suppose that weaving length is 5 frames, and interframe interweaves and carries out in per 5 image durations.In addition, use RS code as outer sign indicating number.Use is based in Galois (Galois) territory (2 8) go up definition the compact sign indicating number RS (40,32,4) of original RS (255,247,4) sign indicating number as form that should outer sign indicating number, and carry out correction and 4 symbol error-correctings that 8 symbols are eliminated respectively in the sign indicating number decoder 5 outside.Correction that 8 symbols are eliminated and the conversion between 4 symbol error-correctings determine by eliminating position detector 4, thereby the operation of control outer-decoder device 5.In addition, when carrying out the correction of 8 symbols elimination, also the elimination position of 8 symbols is input to outer-decoder device 5.In the present embodiment, RS code symbol is made up of 8 bits.
In CRC decoder 2, judge the error detection of carrying out frame according to CRC.Under the situation that the interframe of carrying out per 5 frames interweaves, when detecting a frame in 5 frames the frame mistake is arranged, self-explantory is to be input in 40 symbols of reception word of decoding processing of RS code per 5 symbols to eliminate 1 symbol.Yet in fact, always not per 5 symbols are eliminated 1 symbol, but eliminate 1 symbol at least.Therefore, judge by CRC when CRC decoder 2 to detect to carry out having 1 frame to make mistakes in 5 frames that interframe deinterleaves the time that the information of detection is input to eliminates position detector 4.Eliminate position detector 4 determined in 40 symbols, to have eliminated 8 symbols, control outer-decoder device 5 with the elimination of correcting 8 symbols, and further the elimination position of 8 symbols is input to outer-decoder device 5.The elimination that outer-decoder device 5 corrects 8 symbols.
On the other hand, if the CRC of CRC decoder 2 judges that not detecting frame makes mistakes, then eliminate position detector 4 and receive this information, and control outer-decoder device 5 makes it carry out 4 symbol error-correctings to prevent remaining mistake.Or, if judging, the CRC of CRC decoder 2 detected 2 frames or when more multiframe is made mistakes, then look 16 or more a plurality of position candidate for eliminating the position, as shown in Figure 3.At this moment, eliminating position detector 4 can not be 8 positions eliminating position limit, therefore not only decides these to eliminate the position according to the CRC judged result but also according to the reliability of dateout.Promptly, as shown in Figure 3, search for 8 position candidate with the reliability ascending of the decoded data that obtains by inner decoding device 1, and the position that these search is considered as eliminating the position carries out the correction that 8 symbols are eliminated based on the elimination position of CRC judged result.Then, the reliability of inner decoding device 1 sign computation 8 bits that to be each be made up of 8 bits, and alternately export the reliability of the decoded data and 8 bits of 8 bits.
In CRC decoder 2, the reliability of decoded data of the decoded data of input and input is in these two, and having only, decoded data stands the CRC judgment processing.The dateout and the dateout reliability that are input to deinterleaver 3 all temporarily are stored in the buffer.In this buffer, decoded data is stored in a word (16 s') most-significant byte, and reliability is stored in least-significant byte.Deinterleaver 3 is by the word processing that deinterleaves.Owing to above-mentioned configuration and operation are arranged, may carry out correction process with high accuracy.Embodiment 2
Fig. 4 represents the configuration corresponding to the error correction device of the embodiment 2 of second aspect present invention.In Fig. 4, label 6 expression inner decoding devices are used to receive the data of receiving and carry out the decoding processing of ISN and calculate the reliability of decoded data; 2 expression CRC decoders are used to receive the decoded data of inner decoding device 6 outputs and decoded data reliability, and carry out CRC and handle; 3 expression deinterleavers are used to receive the data of CRC decoder 2 outputs and the reliability of this dateout, and the processing that deinterleaves; Position detectors are eliminated in 4 expressions, are used to receive the CRC judged result of CRC decoder 2, from the dateout of deinterleaver 3 and the reliability of this dateout.And eliminate position probing and handle; 5 expression outer-decoder devices are used to receive testing result and the dateout of eliminating position detector 4, and carry out the decoding processing of RS code; And 7 expression electric field strength analyzers, be used for according to receiving DATA REASONING electric field strength.
The output of inner decoding device 6 is input to CRC decoder 2.One of output of CRC decoder 2 is input to deinterleaver 3, and its another output is input to eliminates position detector 4.The output of deinterleaver 3 is input to eliminates position detector 4, and the output of eliminating position detector 4 is input to outer-decoder device 5.The output of electric field strength analyzer 7 is input to inner decoding device 6.
Secondly, the operation of present embodiments is described with reference to figure 2 and 3.In the following description, suppose that weaving length is 5 frames, interframe interweaves and carries out in per 5 image durations.In addition, use RS code as outer sign indicating number.Use is based at Galois Field (2 8) go up definition the compact sign indicating number RS (40,32,4) of original RS (255,247,4) sign indicating number as form that should outer sign indicating number, and carry out correction and 4 symbol error-correctings that 8 symbols are eliminated respectively in the sign indicating number decoder 5 outside.Correction that 8 symbols are eliminated and the conversion between 4 symbol error-correctings determine by eliminating position detector 4, thereby the operation of control outer-decoder device 5.In addition, when carrying out the correction of 8 symbols elimination, also the elimination position of 8 symbols is input to outer-decoder device 5.In the present embodiment, RS code symbol is made up of 8 bits.
In CRC decoder 2, judge the error detection of carrying out frame according to CRC.Under the situation that the interframe of carrying out per 5 frames interweaves, when detecting when having 1 frame to make mistakes in 5 frames, self-explantory is to be input in 40 symbols of reception word of decoding processing of Reed-Solomon per 5 symbols to eliminate 1 symbol.Yet in fact, always not per 5 symbols are eliminated 1 symbol, but eliminate 1 symbol at least.Therefore, judge by CRC when CRC decoder 2 to detect to carry out having 1 frame to make mistakes in 5 frames that interframe deinterleaves the time that the information of detection is input to eliminates position detector 4.Eliminate position detector 4 determined in 40 symbols, to have eliminated 8 symbols, control outer-decoder device 5 with the elimination of correcting 8 symbols, and further the elimination position of 8 symbols is input to outer-decoder device 5.The elimination that outer-decoder device 5 corrects 8 symbols.
On the other hand, if the CRC of CRC decoder 2 judges that not detecting frame makes mistakes, then eliminate position detector 4 and receive this information, and control outer-decoder device 5 makes it carry out 4 symbol error-correctings to prevent remaining mistake.Or, if when the CRC of CRC decoder 2 judges that detected 2 frames or multiframe makes mistakes, then look 16 or more a plurality of position candidate for eliminating the position, as shown in Figure 3.At this moment, eliminating position detector 4 can not be 8 positions eliminating position limit, therefore not only decides these to eliminate the position according to the CRC judged result but also according to the reliability of dateout.Promptly, as shown in Figure 3, search for 8 position candidate with the reliability ascending of the decoded data that obtains by inner decoding device 6, and the position that these search is considered as eliminating the position carries out the correction that 8 symbols are eliminated based on the elimination position of CRC judged result.
The electric field strength of being measured by electric field strength analyzer 7 is used as the reliability of decoded data.The data that electric field strength analyzer 7 is received, mensuration receive the electric field strength of data and measurement result are input to inner decoding device 6, as shown in Figure 4.Inner decoding device 6 is transformed into the reliability of 8 bits to the reception data electric field strength of input, and alternately exports the reliability of the decoded data and 8 bits of 8 bits.
In CRC decoder 2, the reliability of decoded data of the decoded data of input and input is in these two, and having only, decoded data stands the CRC judgment processing.The dateout and the dateout reliability that are input to deinterleaver 3 all temporarily are stored in the buffer.In this buffer, decoded data is stored in a word (16 s') most-significant byte, and reliability is stored in least-significant byte.Deinterleaver 3 is by the word processing that deinterleaves.Because above-mentioned configuration and operation arranged, may carry out correction process with high accuracy more.Embodiment 3
Fig. 5 represents the configuration corresponding to the error correction device of the embodiment 3 of third aspect present invention.In Fig. 5, label 8 expression inner decoding devices are used to receive the data received, carry out the decoding processing of ISN and calculate the reliability of decoded data; 2 expression CRC decoders are used to receive the decoded data of inner decoding device 8 outputs and decoded data reliability, and carry out CRC and handle; 3 expression deinterleavers are used to receive the data of CRC decoder 2 outputs and the reliability of this dateout, and the processing that deinterleaves; Position detectors are eliminated in 4 expressions, are used to receive the CRC judged result of CRC decoder 2, from the dateout of deinterleaver 3 and the reliability of this dateout, and eliminate position probing and handle; 5 expression outer-decoder devices are used to receive testing result and the dateout of eliminating position detector 4, and carry out the decoding processing of RS code; And 9 expression SIR analyzers, be used for according to receiving data determination SIR.
The output of inner decoding device 8 is input to CRC decoder 2.One of output of CRC decoder 2 is input to deinterleaver 3, and its another output is input to eliminates position detector 4.The output of deinterleaver 3 is input to eliminates position detector 4, and the output of eliminating position detector 4 is input to outer-decoder device 5.The output of SIR analyzer 9 is input to inner decoding device 8.
Secondly, the operation of present embodiments is described with reference to figure 2 and 3.In the following description, suppose that weaving length is 5 frames, interframe interweaves and carries out in per 5 image durations.In addition, use RS code as outer sign indicating number.Use is based at Galois Field (2 8) go up definition the compact sign indicating number RS (40,32,4) of original RS (255,247,4) sign indicating number as form that should outer sign indicating number, and carry out correction and 4 symbol error-correctings that 8 symbols are eliminated respectively in the sign indicating number decoder 5 outside.Correction that 8 symbols are eliminated and the conversion between 4 symbol error-correctings are controlled the operation of outer-decoder device 5 thus by eliminating position detector 4 decisions.In addition, when carrying out the correction of 8 symbols elimination, also the elimination position of 8 symbols is input to outer-decoder device 5.In the present embodiment, RS code symbol is made up of 8 bits.
In CRC decoder 2, judge the error detection of carrying out frame according to CRC.Under the situation that the interframe of carrying out per 5 frames interweaves, when having frame to make mistakes in the frame that detects at 5 frames, self-explantory is to be input in 40 symbols of reception word of decoding processing of RS code per 5 symbols to eliminate 1 symbol.Yet in fact, always not per 5 symbols are eliminated 1 symbol, but eliminate 1 symbol at least.Therefore, judge by CRC when CRC decoder 2 to detect when having frame to make mistakes in 1 frame that will carry out 5 frames that interframe deinterleaves that the information of detection is input to eliminates position detector 4.Eliminate position detector 4 determined in 40 symbols, to have eliminated 8 symbols, control outer-decoder device 5 with the elimination of correcting 8 symbols, and further the elimination position of 8 symbols is input to outer-decoder device 5.The elimination that outer-decoder device 5 corrects 8 symbols.
On the other hand, if the CRC of CRC decoder 2 judges that not detecting frame makes mistakes, then eliminate position detector 4 and receive this information, and control outer-decoder device 5 makes it carry out 4 symbol error-correctings to prevent remaining mistake.Or, if judging, the CRC of CRC decoder 2 detected 2 frames or when more multiframe is made mistakes, then look 16 or more a plurality of position candidate for eliminating the position, as shown in Figure 3.At this moment, eliminating position detector 4 can not be 8 positions eliminating position limit, therefore not only decides these to eliminate the position according to the CRC judged result but also according to the reliability of dateout.Promptly, as shown in Figure 3, search for 8 position candidate with the reliability ascending of the decoded data that obtains by inner decoding device 8, and the position that these search is considered as eliminating the position carries out the correction that 8 symbols are eliminated based on the elimination position of CRC judged result.
Here, the SIR that is measured by SIR analyzer 9 is used as the reliability of decoded data.The data that SIR analyzer 9 is received, mensuration receive the SIR of data and measurement result are input to inner decoding device 8, as shown in Figure 5.Inner decoding device 8 is transformed into the reliability of 8 bits to the reception data SIR of input, and alternately exports the reliability of the decoded data and 8 bits of 8 bits.
In CRC decoder 2, the reliability of decoded data of the decoded data of input and input is in these two, and having only, decoded data stands the CRC judgment processing.The dateout and the dateout reliability that are input to deinterleaver 3 all temporarily are stored in the buffer.In this buffer, decoded data is stored in a word (16 s') most-significant byte, and reliability is stored in least-significant byte.Deinterleaver 3 is by the word processing that deinterleaves.Because above-mentioned configuration and operation arranged, can carry out correction process with high accuracy more.Embodiment 4
Fig. 6 represents the configuration corresponding to the error correction device of the embodiment 4 of fourth aspect present invention.In Fig. 6, label 10 expression inner decoding devices are used to receive the data received, carry out the decoding processing of ISN and calculate the reliability of decoded data according to SOVA; 2 expression CRC decoders are used to receive the decoded data of exporting based on the inner decoding device 10 of SOVA and reach decoded data reliability, and carry out CRC and handle; 3 expression deinterleavers are used to receive the data of CRC decoder 2 outputs and the reliability of this dateout, and the processing that deinterleaves; Position detectors are eliminated in 4 expressions, are used to receive the CRC judged result of CRC decoder 2, from the dateout of deinterleaver 3 and the reliability of this dateout, and eliminate position probing and handle; And 5 expression outer-decoder devices, be used to receive testing result and the dateout of eliminating position detector 4, and carry out the decoding processing of Reed-Solomon.
Output based on the inner decoding device 10 of SOVA is input to CRC decoder 2.One of output of CRC decoder 2 is input to deinterleaver 3, and its another output is input to eliminates position detector 4.The output of deinterleaver 3 is input to eliminates position detector 4, and the output of eliminating position detector 4 is input to outer-decoder device 5.
Secondly, the operation of present embodiments is described with reference to figure 2 and 3.In the following description, suppose that weaving length is 5 frames, interframe interweaves and carries out in per 5 image durations.In addition, use RS code as outer sign indicating number.Use is based at Galois Field GF (2 8) go up definition the compact sign indicating number RS (40,32,4) of original RS (255,247,4) sign indicating number as form that should outer sign indicating number, and carry out correction and 4 symbol error-correctings that 8 symbols are eliminated respectively in the sign indicating number decoder 5 outside.Correction that 8 symbols are eliminated and the conversion between 4 symbol error-correctings determine by eliminating position detector 4, thereby the operation of control outer-decoder device 5.In addition, when carrying out the correction of 8 symbols elimination, also the elimination position of 8 symbols is input to outer-decoder device 5.In the present embodiment, RS code symbol is made up of 8 bits.
In CRC decoder 2, judge the error detection of carrying out frame according to CRC.Under the situation about interweaving of the interframe of carrying out per 5 frames, when detecting when having 1 frame to make mistakes in 5 frames, self-explantory is to be input in 40 symbols of reception word of decoding processing of RS code per 5 symbols to eliminate 1 symbol.Yet in fact, always not per 5 symbols are eliminated 1 symbol, but eliminate 1 symbol at least.Therefore, judge by CRC when CRC decoder 2 to detect when having frame to make mistakes in 1 frame that will carry out 5 frames that interframe deinterleaves that the information of detection is input to eliminates position detector 4.Eliminate position detector 4 determined in 40 symbols, to have eliminated 8 symbols, control outer-decoder device 5 with the elimination of correcting 8 symbols, and further the elimination position of 8 symbols is input to outer-decoder device 5.The elimination that outer-decoder device 5 corrects 8 symbols.
On the other hand, if the CRC of CRC decoder 2 judges that detecting frame makes mistakes, then eliminate position detector 4 and receive this information, and control outer-decoder device 5 makes it carry out 4 symbol error-correctings to prevent remaining mistake.Or, if judging, the CRC of CRC decoder 2 detected 2 frames or when more multiframe is made mistakes, then look 16 or more a plurality of position candidate for eliminating the position, as shown in Figure 3.At this moment, eliminating position detector 4 can not be 8 positions eliminating position limit, therefore not only decides these to eliminate the position according to the CRC judged result but also according to the reliability of dateout.Promptly, as shown in Figure 3, search for 8 position candidate with the reliability ascending of the decoded data that obtains by inner decoding device 10, and the position that these search is considered as eliminating the position carries out the correction that 8 symbols are eliminated based on the elimination position of CRC judged result based on SOVA.
Referring now to the inner decoding device 10 of Fig. 7 explanation based on SOVA.The content that SOVA handles is roughly divided as follows.(1) branch metric (branch metric) calculates (2) ACS arithmetical operation (3) and review that (trace back) (4) Calculation of Reliability is carried out and conventional soft judgement Veterbi decoding operation much at one in (1) to (3).Yet in (2) ACS arithmetical operation, have any different, promptly not only store remaining path (survival paths) but store whole path metrics.In Calculation of Reliability, calculate on the remaining path in the trellis diagram of Fig. 7 from moment t-7 to t constantly each the symbol Ut that forms by decoded bits and the reliability of sv, calculation procedure is as follows.I. introduce from moment t+1 to constantly t+7 and the path antagonism of remaining path (below be called " antagonism path (anti-paths) ").II. judge a series of Ut of decoded bits corresponding to the symbol on every antagonism path from moment t-7 to moment t, t+1, Ut, t+2 ..., whether Ut, t+7 equal each symbol Ut and the sv on remaining path.III. it is poor to calculate the path metric that is judged as in II between be not equal to symbol Ut and sv every antagonism path and the survivor path.IV. at maximum seven the reliability Δ t+1 that obtain, Δ t+2 ..., detect minimum value among the Δ t+7, this value is set at the reliability Lt of symbol Ut and sv.
Repeat above step, calculate the reliability of each symbol of forming by 8 bit RS code, alternately export the reliability of the decoded data and 8 bits of 8 bits then with 8 bits.
In CRC decoder 2, the reliability of decoded data of the decoded data of input and input is in these two, and having only, decoded data stands the CRC judgment processing.The dateout and the dateout reliability that are input to deinterleaver 3 all temporarily are stored in the buffer.In this buffer, decoded data is stored in a word (16 s') most-significant byte, and reliability is stored in least-significant byte.Deinterleaver 3 is by the word processing that deinterleaves.Owing to above-mentioned configuration and operation are arranged, may carry out correction process with much higher precision.
As mentioned above, according to the present invention, error correction device is provided with: export a series of decoded datas and this inner decoding device of decoded data reliability information, be used to carry out the CRC decoder that CRC judges, the deinterleaver that is used to deinterleave, be used to eliminate the elimination position detector that position probing is handled, and be used for the outer-decoder device of soft judgement with outer-decoder.Have high-precision error correcting system by incision, can obtain to realize effectively the advantageous effects of error correction, make to strengthen error correcting capability and the characteristic that may obtain low BER.

Claims (4)

1. error correction device comprises:
The inner decoding device is used to receive the data of receiving, and carries out the calculating of the decoding processing and the reliability thereof of ISN;
CRC (cyclic redundancy check) decoder is used to receive the output of described inner decoding device and carries out the CRC processing;
Deinterleaver is used to receive the output of described CRC decoder and the processing that deinterleaves;
Eliminate position detector, be used to receive the output of described CRC decoder and the output of described deinterleaver, and eliminate position probing and handle; And
The outer-decoder device is used to receive the output of described elimination position detector and carries out the decoding of outer sign indicating number with soft judgement.
2. error correction device as claimed in claim 1 further comprises:
The electric field strength analyzer is used for measuring the electric field strength of described reception data and the electric field strength that will measure when will be to described inner decoding is input to described inner decoding device,
Wherein use RS code as described outer sign indicating number.
3. error correction device as claimed in claim 1 further comprises:
SIR (signaling interface than) analyzer is used for measuring SIR and the SIR that will measure when will be to described inner decoding is input to described inner decoding device,
Wherein use RS code as described outer sign indicating number.
4. error correction device as claimed in claim 1,
Wherein SOVA (soft output Viterbi algorithm) is applied to the decoding algorithm of described ISN and uses RS code as described outer sign indicating number.
CN97122662A 1996-11-21 1997-11-21 Error correction device Pending CN1189018A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN97122662A CN1189018A (en) 1996-11-21 1997-11-21 Error correction device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP311021/96 1996-11-21
CN97122662A CN1189018A (en) 1996-11-21 1997-11-21 Error correction device

Publications (1)

Publication Number Publication Date
CN1189018A true CN1189018A (en) 1998-07-29

Family

ID=5176872

Family Applications (1)

Application Number Title Priority Date Filing Date
CN97122662A Pending CN1189018A (en) 1996-11-21 1997-11-21 Error correction device

Country Status (1)

Country Link
CN (1) CN1189018A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100442671C (en) * 2002-02-15 2008-12-10 英特尔公司 Obtaining cyclic redundancy code
CN102292986A (en) * 2009-02-12 2011-12-21 Lg电子株式会社 Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
WO2020168527A1 (en) * 2019-02-21 2020-08-27 华为技术有限公司 Channel error code monitoring method and device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100442671C (en) * 2002-02-15 2008-12-10 英特尔公司 Obtaining cyclic redundancy code
CN102292986A (en) * 2009-02-12 2011-12-21 Lg电子株式会社 Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
CN102292986B (en) * 2009-02-12 2013-12-11 Lg电子株式会社 Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
US8787497B2 (en) 2009-02-12 2014-07-22 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
US9455748B2 (en) 2009-02-12 2016-09-27 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
US10320426B2 (en) 2009-02-12 2019-06-11 Lg Electronics Inc. Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal
WO2020168527A1 (en) * 2019-02-21 2020-08-27 华为技术有限公司 Channel error code monitoring method and device

Similar Documents

Publication Publication Date Title
US6065149A (en) Error correction device for a communication system
EP0970566B1 (en) List output viterbi decoding with crc outer code for multirate signal
KR100713331B1 (en) Apparatus and method for stopping iterative decoding in a cdma mobile communications system
CN1196845A (en) Method and apparatus for rate determination in communication system
CN1227816C (en) Efficient trellis state metric normalization
US20020023246A1 (en) Combination reed-solomon and turbo coding
EP0854581A2 (en) Coding and decoding system using crc check bit
CN1332905A (en) An iterative decoder and iterative decoding method for communication system
CN1119058A (en) Soft error correction in a TDMA radio system
CN1886926A (en) Method and device for calculating the bit error rate of received signal
CN1461528A (en) Iteration terminating using quality index criteria of Turbo codes
EP0529909B1 (en) Error correction encoding/decoding method and apparatus therefor
US6757865B1 (en) Turbo-code error correcting decoder, turbo-code error correction decoding method, turbo-code decoding apparatus, and turbo-code decoding system
US6452985B1 (en) Viterbi decoding apparatus and Viterbi decoding method
CN1176719A (en) A method for determining connection quality, and a receiver
CN1369140A (en) ACS unit for viterbi decoder
CN1901430A (en) System and method for blind transport format detection with cyclic redundancy check
CN1167201C (en) Quality calculator for viterbi-decoded data using zero-state metrics
JPH10133898A (en) Method for detecting and correcting error of convolution encoding data
US20060090120A1 (en) Puncturing/depuncturing using compressed differential puncturing pattern
CN1153397C (en) Bit detection method in a radio communication system
CN1189018A (en) Error correction device
CN1656723A (en) Blind transport format detection for a transmission link
CN1448012A (en) Bit error rate estimation
US7062000B1 (en) Viterbi decoder

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
AD01 Patent right deemed abandoned
C20 Patent right or utility model deemed to be abandoned or is abandoned