CN1182981A - Decoding image display device and display storage control method - Google Patents

Decoding image display device and display storage control method Download PDF

Info

Publication number
CN1182981A
CN1182981A CN97122418A CN97122418A CN1182981A CN 1182981 A CN1182981 A CN 1182981A CN 97122418 A CN97122418 A CN 97122418A CN 97122418 A CN97122418 A CN 97122418A CN 1182981 A CN1182981 A CN 1182981A
Authority
CN
China
Prior art keywords
address
mentioned
binary value
memory
pictorial data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN97122418A
Other languages
Chinese (zh)
Inventor
福岛道弘
阿部修司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of CN1182981A publication Critical patent/CN1182981A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/42—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of patterns using a display memory without fixed position correspondence between the display memory contents and the display position on the screen
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Processing (AREA)
  • Editing Of Facsimile Originals (AREA)

Abstract

In MPEG, because of employing macro block unit for decoding, it can not start the display by optical domain scanning before completion of decoding for one partitioned line portion; furthermore, before completion of display for one partitioned line portion, it can not use the display memory of one partitioned line portion as the memory of next decoded image for re-distribution so that it need at least two partitioned line portion of memory capacity. In order to complete reading of the horizontal memory area and used for the re-distribution of data storage domain as the next partitioned line that the binary value of address for writing is shifted left to complete the counting value x n bits for the number of partitioned lines writing into display memory so that the binary value for read-out address is shift left to complete the value of counting of partitioned lines minus 1 x n bits for the writing of display memory.

Description

The control method of decoding image display device and display-memory thereof
The present invention relates to a kind of being used for will be presented at the decoding image display device on the display and the control method of display-memory thereof with grating scanning mode from the data of decoder that encoded pictorial data is decoded input.
Exist at present and manyly carry out the coded data structure with the MPEG2 standard and with frame structure.These are being carried out coded data when decoding with frame structure, and will decode for 1 image duration to 2 pictorial data.Therefore, for decoded image is presented on (for example) display with grating scanning mode, will be as shown in (for example) Japanese patent gazette flat 8-107482 number, after beginning, the decoding of the pictorial data of each frame just begins the demonstration of decoded picture after field duration.
Yet, the words of this existing method above adopting, under occasion such as shown in Figure 5 the field structure that can be shown decoded image at once, since MPEG be resemble shown in Fig. 6 (a) be that unit decodes with the macro block, the decoding of a branch does not finish, and just can not begin to carry out the demonstration (shown in Fig. 6 (b)) of decoded picture with grating scanning mode.In addition, the demonstration of a branch does not finish, and the demonstration memory of this branch just can not be as the memory that is used to store following decoded picture reallocate (shown in Fig. 6 (c)).Therefore, as shown in Figure 7, the minimum capacity that needs is the memory of 2 branches.
In a word, be the unit pictorial data of decoding with the macro block in input, write it in memory, the order that shows with grating again reads from memory under the occasion of pictorial data, it shows that the capacity of memory needs to be equivalent to the capacity of 2 branches at least.
The present invention is intended to address the above problem, provide a kind of can be with still less demonstration memory capacity to being that the pictorial data that unit decodes is decoded and decoding image display device that shows and the control method that shows memory thereof with the macro block.
To achieve these goals, the invention provides a kind of input and be with the macro block pictorial data that unit decodes, with its write in the memory, the order that shows with grating again reads the device of pictorial data from memory, it is characterized in that comprising: with decoded be the segmenting device that the pictorial data of unit is cut apart in vertical direction with the macro block; Be used to produce the 1st generating device of the address of the address that each pictorial data that segmenting device was cut apart writes; The counting device that the quantity that writes the branch in the memory is counted; The binary value of the address that the 1st generating device of the address is produced moves the 1st shift unit with the corresponding figure place of count value of said counting device to anticlockwise; Each pictorial data that segmenting device is partitioned into according to the address that obtains from the 1st shift unit is written to the writing station the above-mentioned memory; The 2nd generating device of the address of the address of using when generation is used to read memory; The binary value of the address that the 2nd generating device of the address is produced moves the 2nd shift unit with the corresponding figure place of count value of said counting device to anticlockwise; And the read-out device of data being read from above-mentioned memory according to the address that obtains from the 2nd shift unit.
More particularly, the invention provides a kind of input and be with the macro block pictorial data that unit decodes, with its write in the memory, the order that shows with grating again reads the device of pictorial data from memory, it is characterized in that comprising: with decoded be that the pictorial data of unit is divided into the number of picture elements (2 on the vertical direction of above-mentioned macro block again with the macro block n) part segmenting device; Be used to produce each pictorial data that segmenting device was cut apart and write the 1st generating device of the address of the address of fashionable usefulness; The counting device that the quantity that writes the branch in the memory is counted; The count value that the binary value of the address that the 1st generating device of the address is produced moves a said counting device to anticlockwise multiply by the 1st shift unit of the figure place that n obtains; Each pictorial data that segmenting device is partitioned into according to the address that obtains from the 1st shift unit is written to the writing station the above-mentioned memory; Generation is used for the 2nd generating device of the address of the address used when memory is read; The count value that the binary value of the address that the 2nd generating device of the address is produced moves a said counting device to anticlockwise deducts 1 the 2nd shift unit of taking advantage of the figure place that n obtains again; And the read-out device of data being read from above-mentioned memory according to the address that obtains from the 2nd shift unit.
That is to say, among the present invention owing to adopted the structure shown in above, when the demonstration beginning of the decoded picture of a certain branch, when data are read from memory, will occur data in the horizontal direction and read the zone of having finished.In order to reallocate as data-storing zone of next branch successively in the zone that data on these horizontal directions is read finish, with the binary value that writes the address one of rotation displacement and the corresponding figure place of count value that is written to the branch line number in the memory (count value * n position specifically) left, with the binary value of reading the address one of rotation displacement and the corresponding figure place of count value that is written to the branch line number in the memory ((count value-1) * n position specifically) left.Like this, as long as memory capacity of at least one branch is arranged, just can be to being that data that unit decodes are decoded and shown with the macro block.
Fig. 1 is the block diagram of the formation of the decoding image display device of expression one embodiment of the present of invention.
The schematic diagram of the macroblock partition that Fig. 2 is carried out for the vertical direction segmenting device in the presentation graphs 1.
Fig. 3 carries out the schematic diagram of the method that data write and read to the demonstration memory of the decoding image display device among Fig. 1 for expression.
Schematic diagram among Fig. 4 has illustrated the method for the demonstration memory of the decoding image display device among Fig. 1 being carried out macro block storage region allocation.
Fig. 5 is memory address and the time relation figure during access memory in field structure.
Fig. 6 is the schematic diagram that the macro block that is used to illustrate existing demonstration memory write and showed read operation.
Fig. 7 represents existing to showing that memory carries out macro block storage portions area allocation method.
Label meaning among each figure is as follows:
1 ... the vertical direction cutting part
2 ... write the address generating unit
3 ... branch's count section
4 ... rotation displacement portion
5 ... show memory
6 ... the memory writing station
7 ... read generating device of the address
8 ... rotation displacement portion
9 ... the memory read-out device
Embodiments of the invention describe with reference to the accompanying drawings.
Fig. 1 is the block diagram of the formation of the decoding image display device in expression one embodiment of the present of invention.As shown in the figure, this decoding image display device by vertical direction cutting part 1, write generating device of the address 2, branch counting device 3, rotational displacement device 4, show memory 5, memory writing station 6, write generating device of the address 7, rotational displacement device 8 and memory read-out device 9 and constitute.The decoding circuit of vertical direction cutting part 1 input will be so that (the standard pictorial data of encoding is that unit is decoded and obtains the data of (for example) 16 * 16 pixels with each macro block, is that the data of unit are that a word carries out 2 in vertical direction with 16 pixels on the horizontal direction with the macro block with these such as MPE nCut apart, that is be divided into number of picture elements on the vertical direction of macro block.
Write generating device of the address 2 for being divided into 2 in vertical direction by vertical direction cutting part 1 nEach word produce the part that data write the address of usefulness.The mode of address generation is to be initialized to " 0 " at the place that begins of branch, later data for each word, its value increase by 1.
Branch's counting device 3 is which parts that branch counts of branch behavior to branch line number that writes demonstration memory 5 that is current decoding.
To shifting left, the figure place that moves is the count value * n position that obtains from burst counting device 3 to rotational displacement device 4 the binary value that writes the address that writes generation in the generating device of the address 2.
Show that memory 5 is that handle is that the decoded data of unit are saved in memory till demonstration is read with the macro block.
Memory writing station 6 writes data the demonstration memory 5 according to the address that writes through rotation displacement that obtains from rotational displacement device 4.
Write generating device of the address 7 and be to produce and be used for and be stored in the part of the address that the decoded picture that shows in the memory 5 reads with the order that shows by grating scanning mode on display etc.It is to read capable beginning at each and locate its initial value from 0 to 2 that this address that writes generating device of the address 7 takes place n-1 each increase by 1, the data of whenever reading a word, the address increases by 2 from its initial value n
Rotational displacement device 8 is used for the address of reading that writes generating device of the address 7 generations is made rotation displacement left, and mobile figure place is to subtract 1 from the count value that burst counting device 3 obtains taking advantage of in n.
Memory read-out device 9 is read the address from showing that memory 5 occurs in the order that display etc. shows with word ground of word of decoded picture with the employing raster scan and read according to what obtain from rotational displacement device 8 through rotation displacement.
The image that the following describes in this decoding image display device the field structure that will encode with mpeg standard decodes, the control operation of memory when showing.
At first, be the data that in the MPEG circuit are the 1st branch of decoding of unit that a word is divided into 2 in vertical direction with 16 pixels on the horizontal direction as shown in Figure 2 by vertical direction cutting part 1 with the macro block nPart.In the present embodiment, the number of picture elements on the vertical direction of macro block is 16, so n=4.
For the data that are divided into word on each vertical direction, write in the generating device of the address 2 and to produce initial value and add 1 the address that writes gradually, and this address is outputed in the rotation displacement circuit 4 from " 0 " beginning.
Rotational displacement device 4 is from burst counting device 3 input branch count values, to being rotated displacement from the address that writes that writes generating device of the address 2 inputs.Branch's count value of the 1st branch is " 0 ", so the rotation displacement amount is 0 * n position=0, directly is added on the demonstration memory 5 from the address that writes that writes generating device of the address 2 inputs, and the data of the 1st branch just are written to this and write (with reference to Fig. 3 (a)) on the address.
In addition, owing to show that the capacity of memory 5 is more than 1 branch and capacity is 2 m, therefore write the address that produces in the generating device of the address 2 and represent by the m position.The address of rotational displacement device 4 handle usefulness m bit representations is rotation displacement left, and mobile figure place is count value * n position.
When the data of a branch were written in the demonstration memory 5, the count value of burst counting device 3 increased by 1, is " 1 "; Write to generate in the generating device of the address 7 and read the address, and output in the rotational displacement device 8.
Rotational displacement device 8 is imported branch's count values from burst counting device 3, and is rotated displacement to reading the address.When the 1st branch read, because branch's count value is " 1 ", the rotation displacement amount was (1-1) * n=0.Directly be added on the demonstration memory 5 from the address of reading that writes generating device of the address 7 inputs, these data of reading on the address are read (with reference to Fig. 3 (b)) from show memory 5.
Owing to show that the capacity of memory 5 is more than the branch and capacity is 2 m, the address that therefore writes generating device of the address 7 generations represents with the m position that still to shifting left, the figure place that moves is (count value-1) * n position to rotational displacement device 8 the address of m bit representation.
When the demonstration beginning, data of the decoded picture of the 1st branch are read from show memory 5, in the horizontal direction the zone that data have been read will appear.In the present embodiment, the zone of having read on these horizontal directions is assigned with the data-storing zone of doing next branch as shown in Figure 4 successively.At this moment, the address of representing the zone that data have been read on these horizontal directions is to cut apart several 2 on the vertical direction that is multiplied by macro block on the address that generating device of the address 2 produced (the 1st branch's usefulness write address) writing n
So rotational displacement device 4 writes the address to what write that generating device of the address 2 produces to shifting left, the figure place that moves is the count value * n position of burst counting device 3, and then offers and show memory 5.So, the data of the 2nd branch just will be written to successively and show reading in the zone of having finished on those horizontal directions in the memory 5.
When writing the data of a branch again in showing memory 5 after the demonstration of the 1st branch finishes, the count value of burst counting device 3 adds 1, becomes " 2 ", writes to produce in the generating device of the address 7 and reads the address, and export rotational displacement device 8 to.
At this moment, for show from the address that shows memory 5 sense datas should be the address that during writing generating device of the address 7, generates (use in the 1st branch read address) be multiplied by macro block in vertical direction cut apart several 2 nThe value of gained.
So rotational displacement device 8 is imported branch's count values from burst counting device 3, and be rotated displacement to reading the address.When the 2nd branch read, because branch's count value is " 2 ", the rotation displacement amount was (2-1) * n position, was added on the demonstration memory 5 behind rotation displacement n position from the address of reading that writes generating device of the address 7 inputs again.So just can from show memory 5, read the data (with reference to Fig. 3 (d)) of the 2nd branch with the order that shows.
Following branch is to write demonstration memory 5 with top same mode and therefrom to read.
In a word, therefore the present invention can be compressed to 2 below the branch with the capacity of demonstration memory 5 owing to will show data in the memory 5 and read the zone of having finished and write the zone as data of next branch successively and reallocate.
More than occasion that the explanation of present embodiment is encoded with field structure at pictorial data carry out, if pictorial data is encoded with frame structure, in a frame period, carry out 2 each image decodings of one and also be fine.That is to say, in the 1st field duration, the number of images of a frame is decoded, in the data of this frame, only extract one out and show; In the next field duration, again the pictorial data of a frame is decoded, extract another out and show.Therefore, even under the occasion of frame structure, the capacity that shows memory is one more than the branch, can be suppressed in 2 branches simultaneously.
In sum, if adopt words of the present invention, write the zone as data of next branch successively and reallocate by data being read the memory field finished, can be with still less demonstration memory capacity (for example memory capacity of 2 branches of less than) to being that the pictorial data that unit decodes is carried out good decoding, demonstration with the macro block.

Claims (8)

1. control the device that storage has the demonstration memory of decoded pictorial data for one kind, comprising:
To be the segmenting device that the decoded pictorial data of unit is cut apart in vertical direction with the macro block;
Be used to produce the generating device of the address that writes that pictorial data after above-mentioned segmenting device cut apart writes the needed binary value that writes the address of above-mentioned demonstration memory;
The counting device that the quantity of the branch that writes the pictorial data in the above-mentioned demonstration memory is counted;
The binary value that writes the address that produces is above moved the 1st shift unit of corresponding the 1st figure place of the count value with above-mentioned counting device to anticlockwise;
Be written to device in the above-mentioned demonstration memory according to the pictorial data that the address is partitioned into segmenting device of writing through above-mentioned rotation displacement;
Be used to produce the generating device of the address of reading of pictorial data being read the needed binary value of reading the address from above-mentioned demonstration memory;
The binary value of reading the address that generates is above moved the 2nd shift unit of corresponding the 2nd figure place of the count value with above-mentioned counting device to anticlockwise; And
According to read pictorial data the address from above-mentioned memory the device of reading behind rotation displacement.
2. device as claimed in claim 1, wherein:
Above-mentioned segmenting device is the device of the number of picture elements part on the vertical direction that the pictorial data that with the macro block is the unit decoding is divided into above-mentioned macro block,
Above-mentioned the 1st shift unit is equivalent to the device that the above-mentioned branch line number that counts to get multiply by the 1st figure place of the value that n obtains for the binary value that writes the address that produces is above moved one to anticlockwise;
Above-mentioned the 2nd shift unit then is the binary value of reading the address that produces above to be moved one to anticlockwise be equivalent to the device that the above-mentioned branch line number that counts to get subtracts the 2nd figure place that multiply by the value that n obtains after 1.
3. device as claimed in claim 1, wherein:
The above-mentioned generating device of the address that writes is to produce the device of the binary value that writes the address from the section start of branch, since the order of 0 each increase by 1.
4. device as claimed in claim 1, wherein:
The above-mentioned generating device of the address of reading produces with following order and reads the address: with from the section start of branch, each when the row that should read switches since 0 each initial address that increases by 1 the binary value of reading the address as the above-mentioned row that should read, produce then from the binary value of reading the address of the section start of the above-mentioned row that should read and begin each increase by 2 nThe binary value of reading the address, till the above-mentioned row that should read finishes.
5. control the method that storage has the demonstration memory of decoded pictorial data for one kind, may further comprise the steps:
To be the segmentation procedure that the decoded pictorial data of unit is cut apart in vertical direction with the macro block;
Be used to produce that pictorial data after above-mentioned segmenting device cut apart writes the needed binary value that writes the address of above-mentioned demonstration memory writes the address generation step;
The binary value that writes the address that produces is above moved the 1st shift step with corresponding the 1st figure place of branch line number that is written to the pictorial data in the above-mentioned demonstration memory to anticlockwise;
According to through above-mentioned rotation displacement write the address will above pictorial data after cutting apart be written to step in the above-mentioned demonstration memory;
Be used to produce from above-mentioned demonstration memory and read the address generation step to what pictorial data was read the needed binary value of reading the address;
The binary value of reading the address that generates is above moved the 2nd shift step with corresponding the 2nd figure place of branch line number that is written to the pictorial data in the above-mentioned demonstration memory to anticlockwise; And
According to read pictorial data the address from above-mentioned memory the step of reading behind rotation displacement.
6. method as claimed in claim 5, wherein:
Above-mentioned segmentation procedure is the number of picture elements (2 on the vertical direction that the pictorial data that with the macro block is the unit decoding is divided into above-mentioned macro block n) part step,
Above-mentioned the 1st shift step is for moving the step that a branch line number that is equivalent to be written to the pictorial data in the above-mentioned demonstration memory multiply by the figure place of the value that n obtains to the binary value that writes the address that produces above to anticlockwise;
Above-mentioned the 2nd shift step then is that the binary value of reading the address that produces is above moved the step that a branch line number that has been written to the pictorial data in the above-mentioned demonstration memory subtracts the figure place that multiply by the value that n obtains after 1 to anticlockwise.
7. method as claimed in claim 5, wherein:
The above-mentioned address generation step that writes is to produce the step of the binary value that writes the address from the section start of branch, since the order of 0 each increase by 1.
8. method as claimed in claim 5, wherein:
The above-mentioned address generation step of reading produces with following order and reads the address: with from the section start of branch, each when the row that should read switches since the binary value of reading the address of 0 each increase by 1 initial address as the above-mentioned row that should read, produce the binary value of reading the address that begins at every turn to increase 2n from the binary value of reading the address of the section start of the above-mentioned row that should read then, till the above-mentioned row that should read finishes.
CN97122418A 1996-11-06 1997-11-06 Decoding image display device and display storage control method Pending CN1182981A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP293795/96 1996-11-06
JP29379596A JPH10143131A (en) 1996-11-06 1996-11-06 Decoded image display device and its display memory control method

Publications (1)

Publication Number Publication Date
CN1182981A true CN1182981A (en) 1998-05-27

Family

ID=17799262

Family Applications (1)

Application Number Title Priority Date Filing Date
CN97122418A Pending CN1182981A (en) 1996-11-06 1997-11-06 Decoding image display device and display storage control method

Country Status (7)

Country Link
US (1) US5995167A (en)
EP (1) EP0841654A3 (en)
JP (1) JPH10143131A (en)
KR (1) KR19980042130A (en)
CN (1) CN1182981A (en)
DE (1) DE841654T1 (en)
TW (1) TW381374B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102438139A (en) * 2004-12-16 2012-05-02 英特尔公司 Local macroblock information buffer

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6134632A (en) * 1998-01-26 2000-10-17 Intel Corporation Controller that supports data merging utilizing a slice addressable memory array
EP1051854A1 (en) * 1998-01-27 2000-11-15 Siemens Aktiengesellschaft Method and device for converting image data blocks into image lines
NL1009908C2 (en) * 1998-08-20 2000-05-01 Romke Jan Bernhard Sloot Storage system for digital data relating to text or bit-map elements, involves storing possible values in coding memories and chopping incoming data into blocks for comparison with stored codes
JP2000276127A (en) * 1999-03-23 2000-10-06 Hitachi Ltd Information processor and display controller
KR100457899B1 (en) * 2000-08-25 2004-11-18 마츠시타 덴끼 산교 가부시키가이샤 Decoding device, electronic device, and decoding method
KR100581077B1 (en) * 2003-12-26 2006-05-22 한국전자통신연구원 Method for storing macroblock decoding information in a image decoder
GB0524400D0 (en) * 2005-11-30 2006-01-04 Microemissive Displays Ltd Temporary memory circuits
US10244239B2 (en) 2010-12-28 2019-03-26 Dolby Laboratories Licensing Corporation Parameter set for picture segmentation
JP6334918B2 (en) * 2013-12-27 2018-05-30 株式会社メガチップス Image processing device

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2062200A1 (en) * 1991-03-15 1992-09-16 Stephen C. Purcell Decompression processor for video applications
JP3278756B2 (en) * 1992-09-10 2002-04-30 日本テキサス・インスツルメンツ株式会社 Image processing method and apparatus
US5446560A (en) * 1993-05-12 1995-08-29 Ricoh Company, Ltd Method and apparatus for raster to block and block to raster pixel conversion
US5386233A (en) * 1993-05-13 1995-01-31 Intel Corporation Method for efficient memory use
JPH08126011A (en) * 1994-10-25 1996-05-17 Graphics Commun Lab:Kk Image decoding method and image decoder
US5623311A (en) * 1994-10-28 1997-04-22 Matsushita Electric Corporation Of America MPEG video decoder having a high bandwidth memory
JP3694912B2 (en) * 1995-02-23 2005-09-14 株式会社日立製作所 Memory control method and image decoding apparatus
KR100203243B1 (en) * 1995-07-31 1999-06-15 윤종용 Method of recoding frame image signal in sdram

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102438139A (en) * 2004-12-16 2012-05-02 英特尔公司 Local macroblock information buffer
CN102438139B (en) * 2004-12-16 2016-04-27 英特尔公司 Local macroblock information buffer

Also Published As

Publication number Publication date
EP0841654A3 (en) 1999-06-16
JPH10143131A (en) 1998-05-29
EP0841654A2 (en) 1998-05-13
TW381374B (en) 2000-02-01
US5995167A (en) 1999-11-30
KR19980042130A (en) 1998-08-17
DE841654T1 (en) 1998-09-24

Similar Documents

Publication Publication Date Title
US6285790B1 (en) Data compression for indexed color image data
US10075711B2 (en) Flexible data organization for images
US6542631B1 (en) Encoding method of a color image and its encoding device and a decoding method of the color image and its decoding device
US8320463B2 (en) Reference data buffer for intra-prediction of digital video
CN1022782C (en) Digital Signal Processing system for segment coding and coder, decoder thereof
CN1010735B (en) The display packing and the device of image
WO1999023602A1 (en) System and method for efficiently encoding video frame sequences
EP0873015A1 (en) Image encoder, image encoding method, image decoder, image decoding method, and data recording medium
KR20040077921A (en) Compression of palettized color images with variable length color codes
US7813432B2 (en) Offset buffer for intra-prediction of digital video
CN1182981A (en) Decoding image display device and display storage control method
CN1324893C (en) Trick mode using non-progressive dummy bidirectional predictive pictures
JP2002511998A (en) Encoding and decoding of pixel color values
CN1595994A (en) Method and device for sharing dynamic video compression buffer
JP2776489B2 (en) Method for encoding the position of a change in a sequence of video images
CN1143553C (en) Apparatus and method of coding/decoding moving picture and storage medium storing moving picture
US6519286B1 (en) Method and apparatus for decoding a stream of data
US6954207B2 (en) Method and apparatus for processing pixels based on segments
CN1516851A (en) Method and device for detecting watermark
CN1050208C (en) A system for acquiring and playing back a equence of animated video images in real time
JP3213012B2 (en) Image data encoding and decoding method
JP2004517527A (en) Graphic image coding
CN1154048C (en) Address processing method
US7583732B2 (en) Managing bursts of data
US6327305B1 (en) Method and apparatus for encoding a stream of data blocks

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C01 Deemed withdrawal of patent application (patent law 1993)
WD01 Invention patent application deemed withdrawn after publication