CN117855330A - 双面Topcon背结电池的制备方法及电池 - Google Patents

双面Topcon背结电池的制备方法及电池 Download PDF

Info

Publication number
CN117855330A
CN117855330A CN202311835145.9A CN202311835145A CN117855330A CN 117855330 A CN117855330 A CN 117855330A CN 202311835145 A CN202311835145 A CN 202311835145A CN 117855330 A CN117855330 A CN 117855330A
Authority
CN
China
Prior art keywords
layer
doped polysilicon
silicon wafer
silicon
double
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311835145.9A
Other languages
English (en)
Inventor
朱晶晶
赵福祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hanwha Q Cells Qidong Co Ltd
Original Assignee
Hanwha SolarOne Qidong Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hanwha SolarOne Qidong Co Ltd filed Critical Hanwha SolarOne Qidong Co Ltd
Priority to CN202311835145.9A priority Critical patent/CN117855330A/zh
Publication of CN117855330A publication Critical patent/CN117855330A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H01L31/02168Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells the coatings being antireflective or having enhancing optical properties for the solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02363Special surface textures of the semiconductor body itself, e.g. textured active layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • H01L31/0684Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells double emitter cells, e.g. bifacial solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1864Annealing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1868Passivation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Electromagnetism (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Manufacturing & Machinery (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Photovoltaic Devices (AREA)

Abstract

本发明涉及一种双面Topcon背结电池的制备方法及电池,方法包括:(1)对硅片抛光;(2)在硅片背面沉积第一隧穿氧化层、硼掺杂多晶硅层和掩膜层;(3)第一次清洗,并制绒;(4)在硅片正面沉积第二隧穿氧化层和本征非晶硅层;(5)对本征非晶硅层局域进行磷掺杂,形成局域磷掺杂多晶硅层;(6)第二次清洗,清洗后,被局域磷掺杂多晶硅层覆盖的第二隧穿氧化层保留,未被局域磷掺杂多晶硅层覆盖的第二隧穿氧化层被除去;(7)在硅片正面沉积正面钝化减反膜层;(8)在硅片背面沉积背面钝化层;(9)制备正金属电极和背金属电极。本发明提供的方法,能减少载流子损失并降低正面金属复合,提升效率;工艺简单,适合量产。

Description

双面Topcon背结电池的制备方法及电池
技术领域
本发明涉及一种双面Topcon背结电池的制备方法及电池。
背景技术
当今世界,能源和环境问题是全球共同关注的主题。太阳能作为一种清洁、安全、便利的可再生能源,已被广泛利用,如今,PERC电池的效率已接近瓶颈,Topcon技术由于可沿用部分PERC产线,设备投资额少,是目前拥有产能最高的电池新技术。目前制约Topcon技术进一步提高的关键因素为正面发射极钝化和正面金属复合。IBC电池可有效提升钝化效果、降低复合,但流程复杂,量产良率低。
发明内容
本发明的目的是提供一种双面Topcon背结电池的制备方法及电池。
为达到上述目的,本发明采用的一种技术方案是:
一种双面Topcon背结电池的制备方法,包括:
(1)对N型硅片进行双面抛光;
(2)在硅片背面依次沉积第一隧穿氧化层、硼掺杂多晶硅层和掩膜层;
(3)对硅片进行第一次清洗,并对清洗后硅片正面进行制绒;
(4)在硅片正面沉积第二隧穿氧化层和本征非晶硅层;
(5)对本征非晶硅层局域进行掺杂并退火,形成多个局域磷掺杂多晶硅层;
(6)对硅片进行第二次清洗,清洗后,被所述局域磷掺杂多晶硅层覆盖的第二隧穿氧化层保留,未被所述局域磷掺杂多晶硅层覆盖的第二隧穿氧化层被除去;
(7)在所述局域磷掺杂多晶硅层远离第二隧穿氧化层的一侧、所述硅片正面无所述局域磷掺杂多晶硅层的一侧沉积正面钝化减反膜层;
(8)在硅片背面沉积背面钝化层;
(9)分别在硅片正面和背面制备正金属电极和背金属电极,其中,所述正金属电极一端位于所述局域磷掺杂多晶硅层内与局域磷掺杂多晶硅层形成接触,所述正金属电极另一端延伸至正面钝化减反膜层外。
在一些实施方式中,步骤(5)中,所述局域磷掺杂多晶硅层通过磷扩散形成,或通过丝网印刷含磷硅浆后退火形成。
在一些实施方式中,步骤(5)中,所述局域磷掺杂多晶硅层呈若干条平行排列,所述局域磷掺杂多晶硅层的宽度大于细栅线的宽度。
在一些实施方式中,步骤(5)中,所述局域磷掺杂多晶硅层的厚度为50-150nm。
在一些实施方式中,步骤(5)中,所述局域磷掺杂多晶硅层的宽度为70-200μm。
在一些实施方式中,步骤(3)中,先采用HF溶液去除边缘和正面绕镀的掩膜层、BSG层,再使用第一溶液用去除边缘和正面绕镀的硼掺杂多晶硅层,最后使用第二溶液对硅片正面进行制绒;其中,第一溶液包括KOH和添加剂,第二溶液包括KOH和添加剂。
在一些实施方式中,步骤(6)中,采用清洗液腐蚀正面非金属接触区的本征多晶硅层,同时去除边缘和背面绕镀的本征非晶硅层,其中硅片正面的局域磷掺杂多晶硅层未被腐蚀,之后使用HF溶液去除正面金属接触区的PSG层、背面掩膜和BSG层;所述清洗液包括KOH和添加剂。
在一些实施方式中,步骤(7)中,所述正面钝化减反膜层包括由内向外依次设置的第一氧化硅层、氮化硅层、第二氧化硅层;制备过程中,氧化温度控制为500-700℃,压强为1-30kPa,氧气流量控制为1-30slm。
在一些实施方式中,所述第一氧化硅层的厚度小于第二氧化硅层、氮化硅层的厚度。
在一些实施方式中,第一氧化硅层的厚度范围为1-5nm,氮化硅层的厚度范围为40-80nm,第二氧化硅层的厚度为50-100nm。
在一些实施方式中,所述的背面钝化层的材质为氮化硅,或背面钝化层为氮化硅层与氮氧化硅层的组合;背面钝化层为氮化硅层与氧化硅层的组合;或者背面钝化层为氮化硅层、氧化硅与氮氧化硅层的组合。背面钝化层的厚度为50-150nm。
本发明采用的另一种技术方案是:
一种由所述的双面Topcon背结电池的制备方法得到的双面Topcon背结电池。
由于上述技术方案运用,本发明与现有技术相比具有下列优点:
本发明提供的双面Topcon背结电池的制备方法,能减少载流子损失并降低正面金属复合,提升效率;工艺简单,适合量产。
附图说明
附图1为本发明一种双面Topcon背结电池的制备方法经制备步骤(1)后的结构示意图;
附图2为本发明一种双面Topcon背结电池的制备方法经制备步骤(2)后的结构示意图;
附图3为本发明一种双面Topcon背结电池的制备方法经制备步骤(3)后的结构示意图;
附图4为本发明一种双面Topcon背结电池的制备方法经制备步骤(4)后的结构示意图;
附图5为本发明一种双面Topcon背结电池的制备方法经制备步骤(5)后的结构示意图;
附图6为本发明一种双面Topcon背结电池的制备方法经制备步骤(6)后的结构示意图;
附图7为本发明一种双面Topcon背结电池的制备方法经制备步骤(7)后的结构示意图;
附图8为本发明一种双面Topcon背结电池的制备方法经制备步骤(8)后的结构示意图;
附图9为本发明一种双面Topcon背结电池的制备方法经制备步骤(9)后的结构示意图。
以上附图中:1-N型硅片,2-第一隧穿氧化层,3-硼掺杂多晶硅层,4-BSG层,5-掩膜层,6-第二隧穿氧化层,7-本征多晶硅层,8-局域磷掺杂多晶硅层,9-PSG层,10-正面钝化减反膜层,11-背面钝化层,12-正金属电极,13-背金属电极。
具体实施方式
下面将结合附图对本发明的技术方案进行清楚、完整地描述,显然,所描述的实施例是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
在本发明的描述中,需要说明的是,术语“中心”、“上”、“下”、“左”、“右”、“竖直”、“水平”、“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本发明和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本发明的限制。此外,术语“第一”、“第二”、“第三”仅用于描述目的,而不能理解为指示或暗示相对重要性。
实施例1
一种双面Topcon背结电池的制备方法,包括如下步骤:
(1)对N型硅片1进行双面抛光;
(2)在硅片背面依次沉积第一隧穿氧化层2、硼掺杂多晶硅层3和掩膜层5,第一隧穿氧化层2和硼掺杂多晶硅层3钝化接触结构与N型硅片形成背结。
本例中第一隧穿氧化层2、硼掺杂多晶硅层3和掩膜层5均采用PECVD沉积,第一隧穿氧化层2的厚度为1.6nm,硼掺杂多晶硅层3的厚度为110nm,掩膜层5的厚度为40nm。
(3)第一次清洗
采用浓度为40%的链式HF溶液去除硅片边缘和正面绕镀的掩膜层5、BSG层4,然后用第一溶液去除硅片边缘和正面绕镀的硼掺杂多晶硅层3,最后使用第二溶液对硅片正面进行制绒。
其中,第一溶液包括H2O、KOH、添加剂,H2O、KOH、添加剂的质量比为430:22:2;第二溶液包括H2O、KOH、添加剂,H2O、KOH、添加剂的质量比为430:15:3。
(4)在硅片正面沉积第二隧穿氧化层6和本征非晶硅层7。
本例采用LPCVD沉积第二隧穿氧化层6和本征非晶硅层7,第二隧穿氧化层6的厚度为1.6nm,本征非晶硅层7的厚度为80nm;
(5)对本征非晶硅层7的局域(并非对整个本征非晶硅层7)进行掺杂并退火(退火参数:800-1000℃,时间20-50min,如30min),形成局域磷掺杂多晶硅层8,局域磷掺杂多晶硅层8与第二隧穿氧化层6形成局域钝化接触结构。
掺杂方式为掩膜后磷扩散或丝网印刷含磷硅浆而后退火,本实施例采用丝网印刷含磷硅浆形成。掩膜后扩散方式具体是指:在不需要磷扩散的本征非晶硅层上沉积掩膜层,需要磷扩散的本征非晶硅层7的局域不沉积掩膜层。
局域磷掺杂多晶硅层8呈若干条平行排列,局域磷掺杂多晶硅层8与细栅图形一致,局域磷掺杂多晶硅层8的宽度大于与细栅图形的宽度,局域磷掺杂多晶硅层8的宽度为110μm。
(6)第二次清洗,采用清洗液慢速腐蚀正面非金属接触区(未沉积局域磷掺杂多晶硅层的区域)的本征多晶硅层7而不伤害硅片,同时去除边缘和背面绕镀的本征非晶硅层7,正面局域磷掺杂多晶硅层8受PSG层9保护不被腐蚀,水洗后使用15%浓度的HF溶液去除正面金属接触区的PSG层9、背面掩膜5和BSG层4。
其中,清洗液包括KOH和添加剂,水、KOH和添加剂的质量比为440:10:1。
(7)沉积正面钝化减反膜层10。
正面钝化减反膜层10包括由内向外依次设置的第一氧化硅层101、氮化硅层102、第二氧化硅层103。第一氧化硅层的厚度小于氮化硅层、第二氧化硅层的厚度。
第一氧化硅层的制备方式包括但不限于管式氧化、链式氧化等。氧化温度控制为500-700℃,压强为1-30kPa,氧气流量控制为1-30slm,第一氧化硅层厚度为1-5nm。
本实施例采用管式炉沉积第一氧化硅层,沉积温度为600℃,厚度为3nm;PECVD沉积氮化硅层、第二氧化硅层,氮化硅层的厚度为50nm,第二氧化硅层的厚度为70nm。
(8)采用PECVD沉积背面钝化层11,背面钝化层11为SiNx层,厚度为70nm。
(9)分别在硅片正面和背面制备正金属电极12和背金属电极13,其中,正金属电极12一端位于局域磷掺杂多晶硅层8内与局域磷掺杂多晶硅层8形成接触,正金属电极12另一端延伸至正面钝化减反膜层10外。
本例采用丝网印刷正金属电极12和背金属电极13。
实施例2
由上述的制备方法制备得到的双面N-Topcon背结电池,背结电池包括硅片1,硅片1为N型硅片,硅片1的背面依次设有第一隧穿氧化层2、硼掺杂多晶硅层3、背面钝化层11及背金属电极13,;硅片1的正面设置有多个第二隧穿氧化层6,相邻两个第二隧穿氧化层6之间保持间隙,即第二隧穿氧化层6表面积小于硅片正面的表面积,也就是说硅片的正面没有完全沉积第二隧穿氧化层6;第二隧穿氧化层6远离硅片正面的一侧设置有局域磷掺杂多晶硅层8,局域磷掺杂多晶硅层8设置有多个,局域磷掺杂多晶硅层8表面积小于硅片正面的表面积,相邻两个局域磷掺杂多晶硅层8之间保持间隙,局域磷掺杂多晶硅层8未与硅片的正面接触;局域磷掺杂多晶硅层8远离第二隧穿氧化层6一侧及硅片的正面设置有正面钝化减反膜层10;电池还包括正金属电极12,正金属电极12一端与局域磷掺杂多晶硅层8形成接触,正金属电极12另一端延伸至正面钝化减反膜层10外。
单个局域磷掺杂多晶硅层8的宽度范围为40-150μm,局域磷掺杂多晶硅层8的厚度范围为50-150nm。第一隧穿氧化层2和第二隧穿氧化层6的材质为二氧化硅,厚度范围为1-3nm。硼掺杂多晶硅层3的厚度范围为50-300nm。正面钝化减反膜层10包括顺序设置的第一氧化硅层101、氮化硅层102和第二氧化硅层103。
对比例
一种双面Topcon背结电池的制备方法,包括如下步骤:
(1)对N型硅片1进行清洗和制绒;
(2)在硅片正面进行硼扩散形成正结;
(3)清洗:采用浓度为50%的链式HF溶液去除边缘和正面绕镀的BSG层,然后使用H2O:KOH:添加剂=425:22:3的溶液对硅片背面进行抛光;
(4)采用LPCVD在硅片背面沉积第二隧穿氧化层和本征非晶硅层,厚度分别为1.6nm和110nm;
(5)对硅片背面进行磷扩,实现本征非晶硅层的掺杂并退火,形成磷掺杂多晶硅层;
(6)清洗:采用浓度为40%的链式HF溶液去除边缘和正面绕镀的PSG层,然后用H2O:KOH:添加剂=430:22:2的溶液去除边缘和正面绕镀的磷掺杂多晶硅层;
(7)在硅片正面沉积钝化减反层Al2O3层和SiNx层;
(8)采用PECVD在硅片背面沉积背面SiNx层,厚度为70nm;
(9)丝网印刷正金属电极和背金属电极。
对实施例1和对比例制备的背结电池进行相关电化学性能测试,测试方法为:利用传统的Halm测试仪,在标准测试条件(25℃,1000W/m2)下进行测试。测试结果见表1。
表1实施例1和对比例制备的钝化接触电池的电性能测试结果
上述实施例只为说明本发明的技术构思及特点,其目的在于让熟悉此项技术的人士能够了解本发明的内容并据以实施,并不能以此限制本发明的保护范围。凡根据本发明精神实质所作的等效变化或修饰,都应涵盖在本发明的保护范围之内。

Claims (10)

1.一种双面Topcon背结电池的制备方法,其特征在于,包括:
(1)对N型硅片进行双面抛光;
(2)在所述硅片背面依次沉积第一隧穿氧化层、硼掺杂多晶硅层和掩膜层;
(3)对所述硅片进行第一次清洗,并对清洗后硅片正面进行制绒;
(4)在所述硅片正面沉积第二隧穿氧化层和本征非晶硅层;
(5)对所述本征非晶硅层的局域进行磷掺杂并退火,形成多个局域磷掺杂多晶硅层;
(6)对所述硅片进行第二次清洗,清洗后,被所述局域磷掺杂多晶硅层覆盖的第二隧穿氧化层保留,未被所述局域磷掺杂多晶硅层覆盖的第二隧穿氧化层被除去;
(7)在所述硅片正面沉积正面钝化减反膜层;
(8)在所述硅片背面沉积背面钝化层;
(9)分别在所述硅片正面和背面制备正金属电极和背金属电极,其中,所述正金属电极一端位于所述局域磷掺杂多晶硅层内与所述局域磷掺杂多晶硅层形成接触,所述正金属电极另一端延伸至所述正面钝化减反膜层外。
2.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,步骤(5)中,所述局域磷掺杂多晶硅层通过磷扩散形成,或通过丝网印刷含磷硅浆后退火形成。
3.根据权利要求2所述的双面Topcon背结电池的制备方法,其特征在于,步骤(5)中,所述局域磷掺杂多晶硅层呈若干条平行排列,所述局域磷掺杂多晶硅层的宽度大于细栅线的宽度。
4.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,步骤(5)中,所述局域磷掺杂多晶硅层的厚度为50-150nm。
5.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,步骤(5)中,所述局域磷掺杂多晶硅层的宽度为70-200μm。
6.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,步骤(3)中,先采用HF溶液去除所述硅片边缘和正面绕镀的掩膜层、BSG层,再使用第一溶液用去除所述硅片边缘和正面绕镀的硼掺杂多晶硅层,最后使用第二溶液对所述硅片正面进行制绒;其中,所述第一溶液包括KOH和添加剂,第二溶液包括KOH和添加剂。
7.根据权利要求6所述的双面Topcon背结电池的制备方法,其特征在于,步骤(6)中,采用清洗液腐蚀未沉积所述局域磷掺杂多晶硅层的所述本征多晶硅层,同时去除边缘和背面绕镀的本征非晶硅层,之后使用HF溶液去除正面金属接触区的PSG层、背面掩膜层和BSG层;所述清洗液包括KOH和添加剂。
8.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,步骤(7)中,所述正面钝化减反膜层包括由内向外依次设置的第一氧化硅层、氮化硅层、第二氧化硅层;制备过程中,氧化温度控制为500-700℃,压强为1-30kPa,氧气流量控制为1-30slm。
9.根据权利要求1所述的双面Topcon背结电池的制备方法,其特征在于,所述的背面钝化层的材质为氮化硅,或所述的背面钝化层包括氮化硅层以及氮氧化硅层和/或氧化硅层。
10.一种由权利要求1-9任意一项所述的双面Topcon背结电池的制备方法得到的双面Topcon背结电池。
CN202311835145.9A 2023-12-28 2023-12-28 双面Topcon背结电池的制备方法及电池 Pending CN117855330A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311835145.9A CN117855330A (zh) 2023-12-28 2023-12-28 双面Topcon背结电池的制备方法及电池

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311835145.9A CN117855330A (zh) 2023-12-28 2023-12-28 双面Topcon背结电池的制备方法及电池

Publications (1)

Publication Number Publication Date
CN117855330A true CN117855330A (zh) 2024-04-09

Family

ID=90547590

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311835145.9A Pending CN117855330A (zh) 2023-12-28 2023-12-28 双面Topcon背结电池的制备方法及电池

Country Status (1)

Country Link
CN (1) CN117855330A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118231527A (zh) * 2024-05-06 2024-06-21 无锡松煜科技有限公司 隧穿氧化层及TopCon电池的制备方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118231527A (zh) * 2024-05-06 2024-06-21 无锡松煜科技有限公司 隧穿氧化层及TopCon电池的制备方法

Similar Documents

Publication Publication Date Title
CN111564503B (zh) 一种背结背接触太阳能电池结构及其制备方法
CN104037257B (zh) 太阳能电池及其制造方法、单面抛光设备
CN111900214B (zh) 去除多晶硅绕镀的方法、太阳能电池及其制备方法
CN111640825B (zh) N型接触钝化太阳电池制造方法及提高良率的方法
WO2021012710A1 (zh) 一种n型晶体硅电池的制备方法
CN110571304A (zh) 一种钝化接触双面太阳电池的制作方法
CN117855330A (zh) 双面Topcon背结电池的制备方法及电池
CN117153953B (zh) 开膜式双面TOPCon电池的制备方法
CN117995944A (zh) 一种TOPCon电池及其制备方法
CN115692548A (zh) 太阳电池及其制备方法
CN116914012A (zh) 一种双面掺杂多晶硅钝化接触电池及其制备方法
CN114784142A (zh) P型背接触太阳电池及其制备方法
CN114005907A (zh) 一种Topcon电池的制造方法
CN116914033B (zh) 一种双面TOPCon电池的制备方法
CN115117180A (zh) 一种钝化接触ibc电池的制作方法
Guo et al. Influence of backside surface morphology on passivation and contact characteristics of TOPCON solar cells
CN113035978A (zh) 异面结构硅片及其制备方法、太阳电池及其制备方法
CN210956692U (zh) Perc电池
CN110534614B (zh) 一种p型晶体硅电池的制备方法
CN116130530B (zh) Topcon太阳能电池及其制备方法
CN116469948A (zh) 一种TOPCon电池及其制备方法
CN115621362A (zh) 一种TOPCon电池的制备方法
CN114695593B (zh) 背接触电池的制备方法及背接触电池
CN115101621A (zh) 一种P-topcon电池及其制备方法
CN116072742A (zh) 太阳能电池及其制备方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination