CN117851076B - Scheduling method and device of hardware resources, electronic equipment and storage medium - Google Patents
Scheduling method and device of hardware resources, electronic equipment and storage medium Download PDFInfo
- Publication number
- CN117851076B CN117851076B CN202410264356.XA CN202410264356A CN117851076B CN 117851076 B CN117851076 B CN 117851076B CN 202410264356 A CN202410264356 A CN 202410264356A CN 117851076 B CN117851076 B CN 117851076B
- Authority
- CN
- China
- Prior art keywords
- password analysis
- password
- subtask
- hardware resources
- task
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 50
- 238000003860 storage Methods 0.000 title claims abstract description 15
- 238000004458 analytical method Methods 0.000 claims abstract description 179
- 238000004422 calculation algorithm Methods 0.000 claims description 29
- 230000004044 response Effects 0.000 claims description 12
- 238000004590 computer program Methods 0.000 claims description 5
- 238000012545 processing Methods 0.000 abstract description 6
- 230000006854 communication Effects 0.000 description 9
- 238000004891 communication Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 102100035964 Gastrokine-2 Human genes 0.000 description 1
- 101001075215 Homo sapiens Gastrokine-2 Proteins 0.000 description 1
- 101100217298 Mus musculus Aspm gene Proteins 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 238000000638 solvent extraction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3017—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system is implementing multitasking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3058—Monitoring arrangements for monitoring environmental properties or parameters of the computing system or of the computing system component, e.g. monitoring of power, currents, temperature, humidity, position, vibrations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Mathematical Physics (AREA)
- Storage Device Security (AREA)
Abstract
The application provides a scheduling method, a scheduling device, electronic equipment and a scheduling storage medium of hardware resources, which relate to the technical field of data processing and are suitable for a password analysis system, wherein the method comprises the steps of responding to a received password analysis task, and distributing a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution; aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval; according to the determined size relation among all execution efficiency, new hardware resources are allocated for the target password analysis subtask again to continue to execute the analysis subtask, the execution efficiency of the password analysis task in different hardware resources is monitored in real time, the hardware resources are dynamically adjusted according to the execution efficiency, the computing power resources in the password analysis system can be reasonably allocated, and the execution efficiency of the password analysis task is improved.
Description
Technical Field
The present application relates to the field of data processing technologies, and in particular, to a method and apparatus for scheduling hardware resources, an electronic device, and a storage medium.
Background
In the network communication process, a large amount of data is transmitted after being encrypted by a cryptographic algorithm in view of safety. Therefore, for data security monitoring, a password analysis system is required to analyze encrypted data including network data, so as to facilitate deep analysis.
When many systems process the parsing task, the parsing resource of a certain category is selected randomly according to the number of idle resources, or the parsing resource is specified manually, so that the parsing efficiency is often not optimal, especially when the parsing time of the password parsing task is relatively long, such as several hours, days and even weeks, various parsing resources are wasted, and the efficiency of the password parsing task is affected.
Disclosure of Invention
Accordingly, an object of the present application is to provide a method, an apparatus, an electronic device, and a storage medium for scheduling hardware resources, which can reasonably allocate computing resources in a password analysis system and improve execution efficiency of a password analysis task by monitoring execution efficiency of the password analysis task in different hardware resources in real time and dynamically adjusting the hardware resources according to the execution efficiency.
In a first aspect, the present application provides a method for scheduling hardware resources, which is applicable to a password analysis system, where the password analysis system includes a plurality of hardware resources of different types for executing password analysis tasks, and the method includes allocating a plurality of password analysis subtasks of the password analysis tasks to a corresponding one of the hardware resources for execution in response to a received password analysis task; aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval; and according to the determined size relation among all the execution efficiencies, new hardware resources are allocated for the target password analysis subtask again so as to continue to execute the analysis subtask.
Preferably, according to the determined size relation between all execution efficiencies, new hardware resources are allocated to the target password analysis subtask again to continue to execute the analysis subtask, which specifically includes: determining target hardware resources with maximum execution efficiency in all execution efficiencies; other hardware resources with the same category as the target hardware resources are allocated for the target password analysis subtask so as to execute the corresponding target password analysis subtask; the target password resolution subtasks are other password resolution subtasks except the password resolution subtasks corresponding to the maximum execution efficiency.
Preferably, for each hardware resource, the execution efficiency of the hardware resource is determined by: determining the time length, power consumption and traversal key space of the hardware resource when executing the corresponding password analysis subtask under the current running environment; and calculating the number of the traversed keys of the hardware resource in unit time and unit power consumption according to the determined time length, power consumption and the traversed key space, and taking the number as the corresponding execution efficiency.
Preferably, in response to the received password analysis task, the step of allocating a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution specifically includes: determining a plurality of idle hardware resources in a password analysis system; for each password resolution subtask, a hardware resource is randomly allocated to execute the password resolution subtask.
Preferably, in response to the received password analysis task, the step of allocating a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution specifically includes: based on the sub-ciphertext and the sub-secret key corresponding to the password analysis sub-task, matching the hardware resources of the corresponding category according to a preset rule; and distributing hardware resources matched with the password analysis subtask for each password analysis subtask, and executing the password analysis subtask.
Preferably, before the step of allocating the plurality of crypto-resolution sub-tasks of the crypto-resolution task to a corresponding hardware resource for execution, the method further comprises: dividing the password analysis task according to the ciphertext and the secret key indicated by the password analysis task to obtain a plurality of password analysis subtasks, wherein the subtectrickets in each password analysis subtask are generated through different encryption algorithms.
In a second aspect, the present application provides a scheduling apparatus for hardware resources, where the apparatus includes:
The response module is used for responding to the received password analysis task and distributing a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution;
The analysis module is used for determining the execution efficiency of each password analysis subtask of the password analysis subtask under the corresponding hardware resource according to a preset time interval;
and the scheduling module is used for reallocating new hardware resources for the target password analysis subtask according to the determined size relation among all the execution efficiencies so as to continue to execute the analysis subtask.
Preferably, the scheduling module is specifically configured to: determining target hardware resources with maximum execution efficiency in all execution efficiencies; other hardware resources with the same category as the target hardware resources are allocated for the target password analysis subtask so as to execute the corresponding target password analysis subtask; the target password resolution subtasks are other password resolution subtasks except the password resolution subtasks corresponding to the maximum execution efficiency.
In a third aspect, the present application also provides an electronic device, including: the system comprises a processor, a memory and a bus, wherein the memory stores machine-readable instructions executable by the processor, and when the electronic device is running, the processor and the memory are communicated through the bus, and the machine-readable instructions are executed by the processor to perform the steps of a method for scheduling hardware resources.
In a fourth aspect, the present application also provides a computer readable storage medium having stored thereon a computer program which, when executed by a processor, performs the steps of a method for scheduling hardware resources as described above.
The application provides a scheduling method, a scheduling device, electronic equipment and a storage medium of hardware resources, wherein the method is suitable for a password analysis system, the password analysis system comprises a plurality of hardware resources of different categories for executing password analysis tasks, and the method comprises the steps of responding to received password analysis tasks, and distributing a plurality of password analysis subtasks of the password analysis tasks to corresponding hardware resources for execution; aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval; according to the determined size relation among all execution efficiency, new hardware resources are allocated for the target password analysis subtask again to continue to execute the analysis subtask, the execution efficiency of the password analysis task in different hardware resources is monitored in real time, the hardware resources are dynamically adjusted according to the execution efficiency, the computing power resources in the password analysis system can be reasonably allocated, and the execution efficiency of the password analysis task is improved.
In order to make the above objects, features and advantages of the present application more comprehensible, preferred embodiments accompanied with figures are described in detail below.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments will be briefly described below, it being understood that the following drawings only illustrate some embodiments of the present application and therefore should not be considered as limiting the scope, and other related drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flowchart of a method for scheduling hardware resources according to an embodiment of the present application;
FIG. 2 is a flowchart of another method for scheduling hardware resources according to an embodiment of the present application;
fig. 3 is a schematic structural diagram of a scheduling apparatus for hardware resources according to an embodiment of the present application;
fig. 4 is a schematic structural diagram of an electronic device according to an embodiment of the present application.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present application more apparent, the technical solutions of the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application, and it is apparent that the described embodiments are only some embodiments of the present application, not all embodiments. The components of the embodiments of the present application generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of the application, as presented in the figures, is not intended to limit the scope of the application, as claimed, but is merely representative of selected embodiments of the application. Based on the embodiments of the present application, every other embodiment obtained by a person skilled in the art without making any inventive effort falls within the scope of protection of the present application.
First, an application scenario to which the present application is applicable will be described. The method and the device can be applied to hardware resource scheduling of the password analysis system.
The password analysis system is used for decrypting the encrypted data, for example, in the network communication process, a large amount of data is transmitted after being encrypted by a password algorithm due to the safety consideration, so that the receiving side can perform password decryption through the password analysis system.
The password resolution system includes a plurality of different categories of hardware resources for performing password resolution tasks. The hardware resources (or hardware computational resources) in a crypto-resolution system typically include a CPU (CentralProcessUnit, central processing unit), GPU (GraphicProcessUnit, graphics processor), FPGA (FieldProgrammableGateArray ), ASIC (ApplicationSpecificIntegratedCircuit, application specific integrated circuit), or other processor.
When many systems process the parsing task, either a certain type of parsing resource is randomly selected according to the number of idle resources or the parsing resource is specified manually, so that the parsing efficiency is often not optimal, especially when the parsing time of the password parsing task is relatively long, such as several hours, days and even weeks, various parsing resources are wasted, and the efficiency of the password parsing task is affected.
Based on the above, the embodiment of the application provides a scheduling method and device of hardware resources, electronic equipment and a storage medium.
Example 1
Referring to fig. 1, fig. 1 is a flowchart of a method for scheduling hardware resources according to an embodiment of the present application. As shown in fig. 1, a method provided in an embodiment of the present application is applicable to a password resolution system, and the method includes:
And S10, responding to the received password analysis task, and distributing a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution.
The password parsing task is at least used for indicating parameters such as ciphertext to be decrypted, a key used for decryption, a corresponding encryption algorithm, and the like. The ciphertext may be obtained by processing the same encryption algorithm, or may be obtained by splicing different encryption algorithms after processing, for example, may be a single block encryption algorithm, or may be a combination of a hash algorithm and a block encryption algorithm, or the like.
When a password analysis system receives a password analysis task, a part or all of hardware computing power resources are generally divided, then a key (or password) space of the password analysis task is subjected to fixed segmentation to obtain key segments, and other parameters analyzed by an encryption algorithm are combined, including algorithm versions and algorithm parameters (such as an initialization vector, an encryption mode, iteration times and the like) to form the password analysis subtasks of the computing power resources of each division.
Illustratively, before the step of assigning the plurality of cryptographic sub-tasks of the cryptographic resolution task to corresponding ones of the hardware resources for execution, further comprises:
Dividing the password analysis task according to the ciphertext and the secret key indicated by the password analysis task to obtain a plurality of password analysis subtasks, wherein the subtectrickets in each password analysis subtask are generated through different encryption algorithms.
That is, when ciphertext is generated by a different encryption algorithm process, the partitioning rules of the cryptanalytic subtasks may be partitioned by the encryption algorithm. Of course, the encryption algorithms of the ciphertext corresponding to different password resolution subtasks may be the same.
The principle of dividing the password resolution subtasks is widely applied in the prior art and is not repeated.
The scheduling system will distribute the password analysis subtasks to the divided computing resources correspondingly, and then each computing resource independently starts and executes each password analysis subtask.
In this embodiment, in response to the received password resolution task, the step of allocating a plurality of password resolution subtasks of the password resolution task to corresponding hardware resources for execution specifically includes:
a plurality of hardware resources that are idle in the cryptanalytic system are determined. For each password resolution subtask, a hardware resource is randomly allocated to execute the password resolution subtask.
Conventionally, the password resolution system divides the currently idle hardware resources into and executes password resolution subtasks. Without analysis of the degree of matching between hardware resources and tasks/subtasks.
S11, aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval.
In order to further increase the utilization rate of the hardware resources, in step S11, the execution efficiency of the hardware resources may be analyzed in real time, and the matching degree between the current hardware resources (including at least the storage, communication and calculation states of the hardware resources in the architecture to which the hardware resources belong) and the currently executed cryptographic parsing sub-tasks (including the key space size, the encryption/decryption algorithm class, etc.), and the binary codes running when the cryptographic parsing sub-tasks are executed may be determined, and reassigned. The architecture to which the hardware resource belongs includes a main body for performing a cryptographic decryption subtask, and may include, for example, a processor, a memory (e.g., DDR, GDDR, etc.), a single chip microcomputer chip, and so on. The communication of the hardware resources may be on-chip and off-chip communication, such as traffic and bandwidth between the processor and on-chip L1/L2/DDR, etc., and traffic and bandwidth between the CPU and off-chip FPGA/ASIC or network chip, etc.
The preset time interval here may be 1 second, 10 seconds, 1 minute, or the like.
Specifically, for each hardware resource, the execution efficiency of the hardware resource is determined by:
And determining the time length, the power consumption and the traversal key space when the hardware resource executes the corresponding password resolution subtask under the current running environment. And calculating the number of the traversed keys of the hardware resource in unit time and unit power consumption according to the determined time length, power consumption and the traversed key space, and taking the number as the corresponding execution efficiency.
In a specific embodiment, A1, B1, and C1 may be three different types of hardware resources, and the password analysis task may be divided into three password analysis subtasks S1, S2, and S3, where in step S11, S1 is allocated to A1 execution, S2 is allocated to B1 execution, and S3 is allocated to C1 execution.
Thus, taking A1 as an example, the time period for executing S1 is respectively determinedTotal power consumption/>Traversing key spaceThe current execution efficiency/>, is calculated by the following formula：
。
In the same way, the execution efficiency corresponding to B1 can be determinedExecution efficiency/>, corresponding to C1。
S12, according to the determined size relation among all execution efficiencies, new hardware resources are allocated for the target password analysis subtask again so as to continue to execute the analysis subtask.
Then, according to the determined size relation among all execution efficiencies, new hardware resources are allocated to the target password analysis subtask again so as to continue to execute the analysis subtask, and the method specifically comprises the following steps:
And determining the target hardware resource with the maximum execution efficiency in all the execution efficiencies. And allocating other hardware resources with the same category as the target hardware resources for the target password analysis subtask so as to execute the corresponding target password analysis subtask.
The target password resolution subtasks are other password resolution subtasks except the password resolution subtasks corresponding to the maximum execution efficiency.
By comparison of、/>、/>The size between them, e.g. determine/>And if the maximum is that the C1 and the password analysis task are optimally adapted, the hardware resources corresponding to the S1 and the S2 can be replaced by one or a combination of the C1, the C2 or the C3, wherein the C1, the C2 and the C3 are hardware resources of the same category, and can be different threads of the same processor or different processors.
According to the scheduling method for the hardware resources, provided by the embodiment of the application, the execution efficiency of the password analysis task in different hardware resources is monitored in real time, and the hardware resources are dynamically adjusted according to the execution efficiency, so that the computing power resources in the password analysis system can be reasonably allocated, and the execution efficiency of the password analysis task is improved.
Example two
Referring to fig. 2, fig. 2 is a flowchart of another method for scheduling hardware resources according to an embodiment of the present application. As shown in fig. 2, the scheduling method of the hardware resource includes:
s20, responding to the received password analysis task, and distributing a plurality of password analysis subtasks of the password analysis task to corresponding hardware resources for execution.
In this embodiment, in response to the received password resolution task, the step of allocating a plurality of password resolution subtasks of the password resolution task to corresponding hardware resources for execution specifically includes:
Based on the sub-ciphertext and the sub-secret key corresponding to the password analysis sub-task, matching the hardware resources of the corresponding category according to a preset rule; and distributing hardware resources matched with the password analysis subtask for each password analysis subtask, and executing the password analysis subtask.
In this embodiment, in order to further improve the execution efficiency of the password analysis task, the password analysis sub-task may be subjected to a preliminary analysis before performing the respective hardware resources thereon.
Specifically, the adaptation degree between different encryption/decryption algorithms and different hardware resources in the system can be analyzed in advance.
For example, a GPU (graphics processor) is a processor used for parallel computing, and in a cryptographic parsing system, the GPU is generally used to accelerate parsing tasks such as a large amount of data to be computed, a relatively frequent access to memory, a less complex computation, and a relatively small amount of computation, and it is very efficient to run parsing on the GPU, such as MD5 algorithm, SHA1 algorithm, and the like.
FPGAs have a high degree of flexibility. In a cryptographic parsing system, FPGAs are typically used to implement parsing tasks with small data size and large computation size, especially some pipelined operations, such as parsing tasks for DES algorithms, office2013/office2017, oracle databases, etc.
An ASIC is a customized integrated circuit, a chip that is customized to the needs of a particular application. In a password parsing system, an ASIC is generally used for a parsing task in which an encryption algorithm and an encryption process have been cured, for example, a dedicated password parsing task used in a scene of some special occasions, such as a GSM-a51 encryption algorithm, a dedicated trunked communication encryption algorithm, and the like.
On the basis, the execution efficiency of different encryption/decryption algorithms can be calculated by combining with the actual running environment of the password analysis system, for example, the traversing speed (in units of seconds) of the key, the generating speed (in units of seconds) of the key, the throughput rate (bytes/seconds) of the key and the cost of hardware resources (such as unit power consumption: watt/second and unit time cost of unit machine can be used for calculation: meta/second). And then the mapping relation between different decryption/encryption algorithms and hardware resources or the architecture of the hardware resources, which is applicable to the current password analysis system (high speed and/or low cost), is obtained, namely the mapping relation is used as a preset rule.
S21, aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval.
S22, according to the determined size relation among all execution efficiencies, new hardware resources are allocated for the target password analysis subtask again so as to continue to execute the analysis subtask.
Steps S21 and S22 are similar to the principle of steps S11 and S12, and will not be described again here.
According to the scheduling method of the hardware resources, before the execution of the password analysis task, proper hardware resources are allocated for the password analysis subtasks of different encryption/decryption algorithms in a targeted manner, real-time monitoring can be achieved during the execution, the hardware resources are dynamically adjusted according to the execution efficiency, the computing resources in the password analysis system can be reasonably allocated, and the execution efficiency of the password analysis task is further improved.
Referring to fig. 3, fig. 3 is a schematic structural diagram of a scheduling apparatus for hardware resources according to an embodiment of the present application. As shown in fig. 3, a structure diagram of a scheduling apparatus for hardware resources according to an embodiment of the present application includes:
A response module 310, configured to respond to the received password analysis task, and allocate a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution;
the analysis module 320 is configured to determine, for each of the cryptographic analysis subtasks of the cryptographic analysis task, execution efficiency of the cryptographic analysis subtask under the corresponding hardware resource according to a preset time interval;
and the scheduling module 330 is configured to reallocate new hardware resources to the target password resolution subtask according to the determined magnitude relation between all execution efficiencies so as to continue to execute the resolution subtask.
In a preferred embodiment, the scheduling module 330 is specifically configured to: determining target hardware resources with maximum execution efficiency in all execution efficiencies; other hardware resources with the same category as the target hardware resources are allocated for the target password analysis subtask so as to execute the corresponding target password analysis subtask; the target password resolution subtasks are other password resolution subtasks except the password resolution subtasks corresponding to the maximum execution efficiency.
In a preferred embodiment, for each hardware resource, the analysis module 320 determines the execution efficiency of the hardware resource by: determining the time length, power consumption and traversal key space of the hardware resource when executing the corresponding password analysis subtask under the current running environment; and calculating the number of the traversed keys of the hardware resource in unit time and unit power consumption according to the determined time length, power consumption and the traversed key space, and taking the number as the corresponding execution efficiency.
In a preferred embodiment, the response module 310 is specifically configured to: determining a plurality of idle hardware resources in a password analysis system; for each password resolution subtask, a hardware resource is randomly allocated to execute the password resolution subtask.
In a preferred embodiment, the response module 310 is specifically configured to: based on the sub-ciphertext and the sub-secret key corresponding to the password analysis sub-task, matching the hardware resources of the corresponding category according to a preset rule; and distributing hardware resources matched with the password analysis subtask for each password analysis subtask, and executing the password analysis subtask.
In a preferred embodiment, the method further includes a dividing module (not shown in the figure) for dividing the password resolution task according to the ciphertext and the key indicated by the password resolution task before the step of allocating the plurality of password resolution subtasks of the password resolution task to corresponding hardware resources for execution, so as to obtain the plurality of password resolution subtasks, wherein the subtitling in each password resolution subtitling is generated by different encryption algorithms.
Referring to fig. 4, fig. 4 is a schematic structural diagram of an electronic device according to an embodiment of the application. As shown in fig. 4, electronic device 400 includes a processor 410, a memory 420, and a bus 430.
The memory 420 stores machine-readable instructions executable by the processor 410, when the electronic device 400 is running, the processor 410 communicates with the memory 420 through the bus 430, and when the machine-readable instructions are executed by the processor 410, the steps of the method for scheduling hardware resources in the above method embodiment may be executed, and the specific implementation may refer to the method embodiment and will not be described herein.
The embodiment of the present application further provides a computer readable storage medium, where a computer program is stored, where the computer program can execute the steps of the method for scheduling hardware resources in the method embodiment when the computer program is executed by a processor, and a specific implementation manner may refer to the method embodiment and will not be described herein.
It will be clear to those skilled in the art that, for convenience and brevity of description, specific working procedures of the above-described systems, apparatuses and units may refer to corresponding procedures in the foregoing method embodiments, and are not repeated herein.
In the several embodiments provided by the present application, it should be understood that the disclosed systems, devices, and methods may be implemented in other manners. The above-described apparatus embodiments are merely illustrative, for example, the division of units is merely a logical function division, and there may be other manners of division in actual implementation, and for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be through some communication interface, device or unit indirect coupling or communication connection, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed over a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present application may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a non-volatile computer readable storage medium executable by a processor. Based on this understanding, the technical solution of the present application may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution in the form of a software product stored in a storage medium, comprising several instructions for causing a computer device (which may be a personal computer, a server, a network device, etc.) to perform all or part of the steps of the method of the embodiments of the present application. And the aforementioned storage medium includes: a usb disk, a removable hard disk, a Read-only memory (ROM), a random access memory (RandomAccessMemory, RAM), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
Finally, it should be noted that: the above examples are only specific embodiments of the present application for illustrating the technical solution of the present application, but not for limiting the scope of the present application, and although the present application has been described in detail with reference to the foregoing examples, it will be understood by those skilled in the art that the present application is not limited thereto: any person skilled in the art may modify or easily conceive of the technical solution described in the foregoing embodiments, or perform equivalent substitution of some of the technical features, while remaining within the technical scope of the present disclosure; such modifications, changes or substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present application, and are intended to be included in the scope of the present application. Therefore, the protection scope of the application is subject to the protection scope of the claims.
Claims (8)
1. A method for scheduling hardware resources, suitable for use in a cryptographic parsing system, the cryptographic parsing system including a plurality of different types of hardware resources for performing cryptographic parsing tasks, the method comprising:
Responding to the received password analysis task, and distributing a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution;
Aiming at each password analysis subtask of the password analysis task, determining the execution efficiency of the password analysis subtask under the corresponding hardware resource according to a preset time interval;
according to the determined size relation among all execution efficiencies, new hardware resources are allocated for the target password analysis subtask again so as to continue to execute the analysis subtask;
The step of re-allocating new hardware resources for the target password analysis subtask to continue to execute the analysis subtask according to the determined magnitude relation between all execution efficiencies specifically includes:
Determining target hardware resources with maximum execution efficiency in all execution efficiencies;
other hardware resources with the same category as the target hardware resources are allocated for the target password analysis subtask so as to execute the corresponding target password analysis subtask;
the target password analysis subtask is other password analysis subtasks except the password analysis subtask corresponding to the maximum execution efficiency.
2. The method of claim 1, wherein for each hardware resource, the execution efficiency of the hardware resource is determined by:
Determining the time length, power consumption and traversal key space of the hardware resource when executing the corresponding password analysis subtask under the current running environment;
And calculating the number of the traversed keys of the hardware resource in unit time and unit power consumption according to the determined duration, power consumption and traversed key space, and taking the number as the corresponding execution efficiency.
3. The method according to claim 1 or 2, wherein the step of assigning a plurality of cryptographic sub-tasks of the cryptographic task to a corresponding hardware resource for execution in response to the received cryptographic task comprises:
determining a plurality of idle hardware resources in the password analysis system;
for each password resolution subtask, a hardware resource is randomly allocated to execute the password resolution subtask.
4. The method according to claim 1 or 2, wherein the step of assigning a plurality of cryptographic sub-tasks of the cryptographic task to a corresponding hardware resource for execution in response to the received cryptographic task comprises:
based on the sub-ciphertext and the sub-secret key corresponding to the password analysis sub-task, matching out hardware resources of corresponding categories according to preset rules;
And distributing hardware resources matched with the password analysis subtask for each password analysis subtask, and executing the password analysis subtask.
5. The method of claim 1, further comprising, prior to the step of assigning the plurality of cryptanalytic subtasks of the cryptanalytic task to corresponding hardware resources for execution:
Dividing the password analysis task according to the ciphertext and the secret key indicated by the password analysis task to obtain a plurality of password analysis subtasks, wherein the subtectrickets in each password analysis subtask are generated through different encryption algorithms.
6. A scheduling apparatus for hardware resources, the apparatus comprising:
The response module is used for responding to the received password analysis task and distributing a plurality of password analysis subtasks of the password analysis task to a corresponding hardware resource for execution;
The analysis module is used for determining the execution efficiency of each password analysis subtask of the password analysis subtask under the corresponding hardware resource according to a preset time interval;
the scheduling module is used for re-distributing new hardware resources for the target password analysis subtask according to the determined size relation among all the execution efficiencies so as to continue to execute the analysis subtask;
The scheduling module is specifically configured to:
Determining target hardware resources with maximum execution efficiency in all execution efficiencies;
other hardware resources with the same category as the target hardware resources are allocated for the target password analysis subtask so as to execute the corresponding target password analysis subtask;
the target password analysis subtask is other password analysis subtasks except the password analysis subtask corresponding to the maximum execution efficiency.
7. An electronic device, comprising: a processor, a memory and a bus, said memory storing machine readable instructions executable by said processor, said processor and said memory communicating over the bus when the electronic device is running, said processor executing said machine readable instructions to perform the steps of the scheduling method of hardware resources according to any one of claims 1 to 5.
8. A computer readable storage medium, characterized in that the computer readable storage medium has stored thereon a computer program which, when executed by a processor, performs the steps of the scheduling method of hardware resources according to any of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410264356.XA CN117851076B (en) | 2024-03-08 | 2024-03-08 | Scheduling method and device of hardware resources, electronic equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410264356.XA CN117851076B (en) | 2024-03-08 | 2024-03-08 | Scheduling method and device of hardware resources, electronic equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117851076A CN117851076A (en) | 2024-04-09 |
| CN117851076B true CN117851076B (en) | 2024-05-28 |
Family
ID=90542106
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410264356.XA Active CN117851076B (en) | 2024-03-08 | 2024-03-08 | Scheduling method and device of hardware resources, electronic equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117851076B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102929707A (en) * | 2012-11-06 | 2013-02-13 | 无锡江南计算技术研究所 | Parallel task dynamical allocation method |
| CN103713949A (en) * | 2012-10-09 | 2014-04-09 | 鸿富锦精密工业（深圳）有限公司 | System and method for dynamic task allocation |
| CN113867941A (en) * | 2021-09-09 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Task management system applied to server cluster |
| CN113891282A (en) * | 2021-10-29 | 2022-01-04 | 中国联合网络通信集团有限公司 | Resource scheduling method and control function entity |
| CN113902120A (en) * | 2021-09-18 | 2022-01-07 | 中国人民解放军战略支援部队信息工程大学 | Heterogeneous cloud resolving platform hybrid computing task dynamic self-adaptive partitioning scheduling method and system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6368531B2 (en) * | 2014-04-28 | 2018-08-01 | 達広 白井 | Cryptographic processing apparatus, cryptographic processing system, and cryptographic processing method |
-
2024
- 2024-03-08 CN CN202410264356.XA patent/CN117851076B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103713949A (en) * | 2012-10-09 | 2014-04-09 | 鸿富锦精密工业（深圳）有限公司 | System and method for dynamic task allocation |
| CN102929707A (en) * | 2012-11-06 | 2013-02-13 | 无锡江南计算技术研究所 | Parallel task dynamical allocation method |
| CN113867941A (en) * | 2021-09-09 | 2021-12-31 | 苏州浪潮智能科技有限公司 | Task management system applied to server cluster |
| CN113902120A (en) * | 2021-09-18 | 2022-01-07 | 中国人民解放军战略支援部队信息工程大学 | Heterogeneous cloud resolving platform hybrid computing task dynamic self-adaptive partitioning scheduling method and system |
| CN113891282A (en) * | 2021-10-29 | 2022-01-04 | 中国联合网络通信集团有限公司 | Resource scheduling method and control function entity |
Non-Patent Citations (1)
| Title |
|---|
| 计算机信息安全的密码解析技术;李琳, 夏颖, 晏俊秋;河北工业大学成人教育学院学报;20020630(02);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117851076A (en) | 2024-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4298971B2 (en) | Interface for security coprocessor | |
| US10467389B2 (en) | Secret shared random access machine | |
| CN109857542B (en) | Calculation resource adjusting method, system and device | |
| CN111898137A (en) | Private data processing method, equipment and system for federated learning | |
| US20090010424A1 (en) | System and Methods for Side-Channel Attack Prevention | |
| Husted et al. | GPU and CPU parallelization of honest-but-curious secure two-party computation | |
| US8572407B1 (en) | GPU assist for storage systems | |
| Huang et al. | A virtual machine consolidation framework for mapreduce enabled computing clouds | |
| US11671412B2 (en) | Network bound encryption for orchestrating workloads with sensitive data | |
| Wang et al. | Toward scalable fully homomorphic encryption through light trusted computing assistance | |
| CA3029231C (en) | Configurable-quality random data service | |
| JP2005209202A (en) | Distributed computation in untrusted computing environment using distractive computational unit | |
| Pattuk et al. | Preventing cryptographic key leakage in cloud virtual machines | |
| CN114721768A (en) | Method for virtual machine migration with checkpoint authentication in a virtualized environment | |
| US9049232B2 (en) | Configurable-quality random data service | |
| Stephen et al. | Styx: Stream processing with trustworthy cloud-based execution | |
| Yang et al. | An effective and scalable VM migration strategy to mitigate cross-VM side-channel attacks in cloud | |
| CN114721769A (en) | Virtual machine migration method | |
| CN111277626A (en) | Server upgrading method and device, electronic equipment and medium | |
| CN117851076B (en) | Scheduling method and device of hardware resources, electronic equipment and storage medium | |
| CN116070240B (en) | Data encryption processing method and device of multi-chip calling mechanism | |
| AbuRass et al. | Performance Evaluation of AES algorithm on Supercomputer IMAN1 | |
| CN115379028B (en) | DPDK-based high-performance password service method, device, equipment and medium | |
| Velea et al. | Performance of parallel ChaCha20 stream cipher | |
| Qi et al. | A generic mitigation framework against cross-VM covert channels |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |