CN117596107A - Method and apparatus for data transmission with reduced power supply noise - Google Patents

Method and apparatus for data transmission with reduced power supply noise Download PDF

Info

Publication number
CN117596107A
CN117596107A CN202311007384.5A CN202311007384A CN117596107A CN 117596107 A CN117596107 A CN 117596107A CN 202311007384 A CN202311007384 A CN 202311007384A CN 117596107 A CN117596107 A CN 117596107A
Authority
CN
China
Prior art keywords
data
data transmission
bit
symbols
data symbols
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311007384.5A
Other languages
Chinese (zh)
Inventor
韩在德
朴性炫
宋恩智
梁正休
吴英旼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industry University Cooperation Foundation IUCF HYU
Original Assignee
Industry University Cooperation Foundation IUCF HYU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020230103130A external-priority patent/KR20240022412A/en
Application filed by Industry University Cooperation Foundation IUCF HYU filed Critical Industry University Cooperation Foundation IUCF HYU
Publication of CN117596107A publication Critical patent/CN117596107A/en
Pending legal-status Critical Current

Links

Abstract

The present disclosure relates to Pulse Amplitude Modulation (PAM) data encoding techniques capable of reducing effects due to power supply noise. The data transmission method according to an embodiment includes identifying an encoding rule mapping a plurality of N-bit data and M data symbols according to a designated level, obtaining a plurality of pieces of segmented data by performing segmentation on input data in N-bit units, mapping the obtained plurality of pieces of segmented data to the M data symbols based on the identified encoding rule, and transmitting the M data symbols obtained as a result of the mapping through a plurality of single-ended data lines, wherein an absolute value of a sum of the M data symbols has a value equal to or smaller than the designated level.

Description

Method and apparatus for data transmission with reduced power supply noise
Cross Reference to Related Applications
The present application is based on and claims priority of korean patent application No. 10-2022-0100356, filed on 8.11 of 2022, and korean patent application No. 10-2023-0103130, filed on 7 of 2023, the disclosures of which are incorporated herein by reference in their entireties.
Technical Field
The present disclosure relates to a method and apparatus for data transmission with reduced power supply noise, and more particularly, to a Pulse Amplitude Modulation (PAM) data encoding technique capable of reducing an effect due to power supply noise when data is transmitted through a plurality of single-ended channels. The invention is supported by a three-star research fund and hatching center of three-star electronics, and the project number is SRFC-IT2001-02.
Background
Data transmitted between integrated circuit devices is stored in a semiconductor integrated circuit under the control of a Central Processing Unit (CPU) or a Graphics Processing Unit (GPU). Among factors affecting the performance of a semiconductor integrated circuit (i.e., a main memory or a graphic memory), the data processing speed occupies the largest portion.
The data transmission between the integrated circuit devices is performed in the form of data signals driven in parallel channels of a data bus, so-called data bits. Depending on the state of the data and the frequency of the data transitions, the data bits may be affected by power supply noise, such as Synchronous Switching Noise (SSN), common mode noise, and/or electromagnetic interference (EMI). In order to reduce the influence due to such power supply noise, an ensemble non-return-to-zero (ENRZ) or chord non-return-to-zero 5-bit (CNRZ-5, chord non-return-to-zero 5-bit) data encoding technique or the like appears, and this technique can be effectively used when transmitting NRZ signals.
With the development of technology, in the field of signal processing requiring high-speed operation, such as ultra-high-speed wired/wireless communication Integrated Circuits (ICs), communication units such as processing units of CPU/GPU, memory-CPU communication units, and the like, an N-level pulse amplitude modulation (pamn) technique capable of transmitting a signal having 2 bits or more instead of 1 bit at a time may be applied to improve signal transmission efficiency. For example, in the case of the PAM 4 signal, unlike the PAM 2 signal generally used in the related art, data corresponding to 2 bits can be transmitted at one time, and thus data transmission speed and transmission efficiency can be improved.
However, the data processing technology using PAM 4 signals has not been significantly developed until now, and thus the data encoding technology that can improve the data transmission efficiency of transmitting PAM 4 signals is not significant, and a differential pair channel structure is used instead of a single-ended channel structure to reduce the influence due to power supply noise.
Disclosure of Invention
The differential channel structure has low pin efficiency and data rate, as well as high power consumption, compared to single-ended channel structures.
A method and apparatus for data transmission with reduced power supply noise are provided, which provide a Pulse Amplitude Modulation (PAM) data encoding technique capable of reducing the effects due to power supply noise when data is transmitted through a plurality of single-ended channels.
A method and apparatus for data transmission with reduced power supply noise are provided, which provide an encoding technique capable of reducing an influence due to power supply noise and increasing the number of bits transmitted by limiting the absolute sum (absolute sum) of symbols placed in a plurality of single-ended data channels.
Additional aspects will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the presented embodiments of the disclosure.
According to an aspect of the present disclosure, a data transmission method includes identifying an encoding rule mapping a plurality of N-bit data and M data symbols according to a designated level, obtaining a plurality of pieces of segment data by performing segmentation on input data in N-bit units, mapping the obtained plurality of pieces of segment data to the M data symbols based on the identified encoding rule, and transmitting the M data symbols obtained as a result of the mapping through a plurality of single-ended data lines, wherein an absolute value of a sum of the M data symbols has a value equal to or smaller than the designated level.
In the data transmission method according to an embodiment, the identification of the encoding rule may include identifying a mapping table representing M data symbols mapped with a plurality of N-bit data.
In the data transmission method according to the embodiment, the encoding rule may be determined based on a K-level pulse amplitude modulation (PAM K) data encoding method.
The data transmission method according to the embodiment may further include obtaining feedback information on reception error rates of the M data symbols, and determining whether to adjust the designated level based on the obtained feedback information.
The data transmission method according to the embodiment may further include decreasing the designated level when the reception error rate is higher than a preset first standard, and increasing the designated level when the reception error rate is lower than a preset second standard.
In the data transmission method according to the embodiment, the encoding rule may be determined based on any one of a 5-bit 4 quaternary (5B 4Q) method, a 6-bit 4 quaternary (6B 4Q) method, or a 7-bit 4 quaternary (7B 4Q) method.
In the data transmission method according to the embodiment, the designated level may be 0.
In the data transmission method according to the embodiment, at least one piece of data included in the mapping table may have an absolute value of 0 of the sum of data symbols.
In the data transmission method according to the embodiment, the specified level may be 2 or less.
In the data transmission method according to the embodiment, at least one piece of data included in the mapping table may have an absolute value of a sum of data symbols of 2 or less.
According to another aspect of the present disclosure, a data transmission apparatus includes a communication unit, a memory storing at least one instruction, and a processor connected to the communication unit, wherein the processor, by executing the at least one instruction, is configured to identify an encoding rule mapping a plurality of N-bit data and M data symbols according to a specified level, obtain a plurality of segment data by performing segmentation on input data in units of N-bits, map the obtained plurality of segment data to the M data symbols based on the identified encoding rule, and transmit the M data symbols obtained as a result of the mapping through a plurality of single-ended data lines, wherein an absolute value of a sum of the M data symbols has a value equal to or smaller than the specified level.
Drawings
The foregoing and other aspects, features, and advantages of certain embodiments of the present disclosure will become more apparent from the following description, taken in conjunction with the accompanying drawings, in which:
fig. 1 is a block diagram showing a data transmission apparatus according to an embodiment;
fig. 2 is a circuit diagram showing some components of a data transmission apparatus according to an embodiment;
fig. 3 is a diagram showing a connection structure of a load element when a data symbol is 00 or 01 according to an embodiment;
fig. 4 is a diagram showing a connection structure of a load element when a data symbol is 10 or 11 according to an embodiment;
fig. 5 is a diagram showing an example in which a data transmission apparatus transmits data according to an embodiment;
FIG. 6 is a schematic diagram illustrating a 4Q symbol with a designated level "0" according to an embodiment;
fig. 7 and 8 are diagrams showing an example in which the data transmission apparatus transmits data when the specified level is "0";
fig. 9 is a flowchart for explaining a data transmission method according to an embodiment; and
fig. 10 is a flowchart for explaining a data transmission method using a mapping table generated according to an embodiment.
Detailed Description
Reference will now be made in detail to the embodiments, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. In this regard, the present embodiments may have different forms and should not be construed as limited to the descriptions set forth herein. Accordingly, the embodiments are described below merely by referring to the drawings to explain various aspects of the present description. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items. When preceding an element list, an expression such as "at least one" modifies the entire element list without modifying individual elements of the list.
Hereinafter, embodiments according to the present disclosure are described with reference to the accompanying drawings. Reference numerals have been given to components of each drawing, and in different drawings, the same reference numerals may denote the same elements. In the description, certain detailed explanations of the related art are omitted when they are considered that they may unnecessarily obscure the essence of the present disclosure. This disclosure may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments set forth herein.
The terminology used in the description presented herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the inventive concepts. Unless the context clearly differs, the use of an expression in the singular includes the plural.
The embodiment described in the present disclosure and the configuration shown in the drawings are only one preferred example of the disclosed invention, and various modified examples may be substituted for the embodiment and the drawings of the present disclosure at the time of filing the present disclosure.
Throughout this disclosure, when a portion is referred to as being "connected to" another portion, both the case of a direct connection and the case of an indirect connection may be included, and the indirect connection includes a connection through a wireless communication network.
It will be further understood that the terms "comprises" and/or "comprising," when used herein, specify the presence of stated features, integers, steps, operations, elements, components, or groups thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, or groups thereof.
And terms such as "first," "second," and the like may be used to describe various components, but these components should not be limited to the above terms. The terms are used only to distinguish one element from another element. For example, a first component may be named a second component, and similarly, a second component may be named a first component, without departing from the scope of the present disclosure.
Furthermore, terms such as "… … unit," "… … group," "… … block," "… … member," and "… … module" may refer to a unit that processes at least one function or operation. For example, these terms may refer to at least one piece of hardware, such as a Field Programmable Gate Array (FPGA)/Application Specific Integrated Circuit (ASIC), at least one piece of software stored in a memory, or at least one process that is processed by a processor.
The reference numerals attached to each step are used to identify each step, and these reference numerals do not indicate the order of each step, and each step may be performed in an order different from the specified order, unless the context clearly states the specific order.
Hereinafter, embodiments according to the present disclosure are described in detail with reference to the accompanying drawings, and the title of the present disclosure is "method and apparatus for data transmission with reduced power supply noise", but for convenience of description, the present disclosure is hereinafter described as "data transmission method or data transmission apparatus".
Fig. 1 is a block diagram showing a data transmission apparatus 100 according to an embodiment.
Referring to fig. 1, the data transmission apparatus 100 according to an embodiment may include a data generator 110, a processor 120, a memory 130, and a communication unit 140, and the processor 120 may include a rule determination unit 121 and an encoding unit 122. However, this is merely an example, and the data transmission apparatus 100 may also be configured by the processor 120, the memory 130, and the communication unit 140. In addition, the data transmission apparatus 100 may further include more components than the above components.
According to an embodiment, the data generator 110 is a component that generates input data, and the generated data may be sent to the processor 120. According to an embodiment, the input data may be represented as a binary sequence.
For example, the processor 120 may control at least one other component (e.g., hardware or software component) of the data transmission device 100 connected to the processor 120 by executing software configured by at least one instruction, and may perform various data processing or computation. According to an embodiment, as at least part of data processing or computation, processor 120 may load instructions or data received from other components into memory 130, process instructions or data stored in memory 130, and store the resulting data in memory 130.
For convenience of description, fig. 1 shows that the rule determining unit 121 and the encoding unit 122 are included in one processor 120, but in another embodiment, two or more processors 120 may be implemented to function as the rule determining unit 121 and/or the encoding unit 122, respectively. Further, the processor 120 may be configured as a single processor 120 rather than including modules that perform particular functions. Hereinafter, for convenience of description, a case where the processor 120 includes the rule determining unit 121 and the encoding unit 122 is described.
According to an embodiment, the rule determining unit 121 may identify an encoding rule mapping a plurality of N-bit data and M data symbols according to a specified level. For example, the rule determining unit 121 may generate a mapping table in which N-bit data and M data symbols are mapped according to the identified encoding rule.
The level may be specified based on a user's selection or communication environment. For example, in an environment where noise is allowed, the data rate can be increased by increasing the specified level, whereas in an environment susceptible to noise, the data can be stably transmitted by decreasing the specified level.
The encoding rules may follow, for example, K-level Pulse Amplitude Modulation (PAM) data encoding rules. For example, the rule determination unit 121 determined to follow the PAM 4 encoding rule may implement 5 bits as 4 PAM 4 symbols according to a 5-bit 4 quaternary (5B 4Q) method, or may implement 7 bits as 4 PAM 4 symbols according to a 7B4Q method. However, this is merely an example of an encoding rule, and the encoding rule according to the present disclosure is not limited thereto. According to another example, the encoding rules may also include a 6B4Q method.
The rule determination unit 121 may determine the encoding rule based on the specified level. For example, the level may be determined as an absolute value of a sum of M data symbols configuring one data. The data transmitted by the data transmission apparatus 100 according to the embodiment must have the absolute value of the sum of M data symbols simultaneously transmitted equal to or less than a specified level.
For example, in the case of following the 5B4Q method, the sum of four symbols representing one data configured by 5 bits may indicate the level of the data. For example, in the case of PAM 4 signals, since 2-bit signals can be transmitted at one time, a total of four types of signals, such as '00', '01', '10', '11', etc., can be generated, and each data symbol can be expressed as '-3', '1', and '3'. In this case, the absolute value of the sum of the 4Q symbols may vary from 0 to 12, and the total level may be divided into 13 levels. In the present disclosure, the absolute value of the sum may be used as the same meaning as the absolute sum.
A mapping table may be generated based on the specified level. For example, the sum of each of the M data symbols included in the mapping table may have a value equal to or less than a specified level.
For example, when the designated level is "0", at least one piece of data included in the mapping table may have an absolute sum of data symbols of "0". As another example, when the designated level is "2", at least one piece of data included in the mapping table may have an absolute sum of data symbols of "2" or less.
According to embodiments, in a method and apparatus for data transmission with reduced power supply noise, the effect of power supply noise may be reduced by limiting the absolute sum of simultaneously transmitted data symbols, thereby improving Signal Integrity (SI).
Further, in the method and apparatus for data transmission with reduced power supply noise according to the embodiment, the data rate is improved, the power consumption is reduced, and at the same time, the pin efficiency can be improved by using a single-ended channel, as compared to a differential channel structure.
According to various embodiments, the encoding unit 122 may segment the input data into N-bit units according to an encoding rule and generate M data symbols by comparing the segmented data slices with a mapping table.
For example, when the encoding rule is determined to be 5B4Q, the encoding unit 122 may segment the input data into 5 bits and represent the input data as 4 data symbols by comparing the segmented data with the mapping table. As another example, when the encoding rule is determined to be 7B4Q, the encoding unit 122 may segment the input data into 7 bits and represent the input data as 4 data symbols by comparing the segmented data with the mapping table.
According to an embodiment, the communication unit 140 may include a plurality of drivers connected to a plurality of data lines to simultaneously transmit M data symbols. Further, the communication unit 140 may be configured such that a connection structure of a load included in each driver is changed according to a data symbol.
Fig. 2 is a circuit diagram showing some components of the data transmission apparatus according to the embodiment.
For example, as shown in fig. 2, the communication unit 140 may include a plurality of drivers 141, and each driver 141 may include four loads including first to fourth loads M1, M2, M3, and M4. The connection structure of the loads connected to the channel 160 may vary depending on how the switches of the processor 120 turn on/off the four loads.
Although the channel 160 is shown as a single component in fig. 2, this is for ease of description. The channel 160 actually includes a plurality of single-ended data lines, and data may be transmitted to the data receiving device through the plurality of data lines connected to each driver 141. For example, the lanes 160 may include four single-ended data lines or eight single-ended data lines.
Fig. 3 is a diagram illustrating a connection structure of a load element when a data symbol is 00 or 01 according to an embodiment.
When looking at the connection structure in which the load of the driver 141 described above with reference to fig. 2 is connected to the channel 160 according to the type of the data symbol with reference to fig. 3, in the case where the data symbol is "00", the connection structure has a structure in which only the first load M1 and the third load M3 are connected to the channel 160, as shown in (a) of fig. 3. In fig. 3 (a), when M1 is 150 ohms and M3 is 75 ohms, the total resistance may be 100 ohms.
When the data symbol is '01', as shown in (b) of fig. 3, the connection structure has a structure in which only the first load M1 and the fourth load M4 are connected to the channel 160. In fig. 3 (b), when M1 is 150 ohms and M4 is 75 ohms, the total resistance may be 180 ohms.
Fig. 4 is a diagram showing a connection structure of a load element when a data symbol is 10 or 11 according to an embodiment.
When the data symbol is '10', as shown in (a) of fig. 4, the connection structure has a structure in which only the second load M2 and the third load M3 are connected to the channel 160. In fig. 4 (a), when M2 is 150 ohms and M3 is 75 ohms, the total resistance may be 112.5 ohms.
When the data symbol is '11', as shown in (b) of fig. 4, the connection structure has a structure in which only the second load M2 and the fourth load M4 are connected to the channel 160. Further, in this case, the total load value is Rterm// M2// M4, and since any load does not have a structure connected to ground, there is no voltage difference, and current does not flow. Thus, in this case, the total power consumption is zero.
That is, when the data symbol is 00, power consumption may be maximum according to the data symbol, and may be reduced in order of 10, 01, and 11.
Next, as described above with reference to fig. 3 and 5, when a pseudo open drain (POD, pseudo open drain) termination circuit is used, the generated currents are as shown in table 1.
TABLE 1
When the data are 00 and 11, a constant current flows into the driver due to the inverted input being located on the opposite side by the differential structure
In the present disclosure, in order to maintain a change in the amount of current flowing to the driver at a specific level by using characteristics of current, an encoding rule may be determined such that the sum of transmitted symbols is equal to or less than a specified level.
Fig. 5 is a diagram showing an example in which a data transmission apparatus transmits data according to an embodiment.
Referring to fig. 5, an example of single-ended PAM-4 between the data transmitting apparatus 100 and the data receiving apparatus may be confirmed. In the case of single-ended PAM-4, unlike the differential structure described above, the sum of symbols raised to one line may be from-12 to 12, and as the absolute value of the value increases, the influence of noise increases. In order to adjust the sum of symbols to a level equal to or smaller than a specified level, coding rules mapping data and symbols are required.
According to an embodiment, the data transmission apparatus 100 may determine the encoding rule based on the specified level and generate a mapping table in which N-bit data and M data symbols are mapped according to the determined encoding rule. For example, fig. 5 shows an embodiment in which the data transmission apparatus 100 determined to follow the PAM 4 encoding rule implements 5 bits as 4 PAM 4 symbols according to the 5B4Q method, and then transmits the 4 PAM 4 symbols to the data reception apparatus.
The mapping table in the data transmission apparatus 100 may be generated based on a specified level. For example, the absolute sum of each of the M data symbols included in the mapping table may have a value equal to or less than a specified level.
Fig. 6 is a schematic diagram illustrating a 4Q symbol with a designated level "0" according to an embodiment.
There are a total of 44 cases where the absolute value of four data symbols is '0'. Wherein all 5 bits can be implemented when 32 pieces of data are selected and used in the mapping table.
Although not shown in fig. 6, the total number of cases where the absolute value of four data symbols is equal to or smaller than '2' is 124, and when 64 cases are selected among 124 cases, the data transmission apparatus may implement 6 bits. Similarly, the total number of cases where the absolute sum of four data symbols is equal to or smaller than "4" is 186, and when 128 cases are selected among 186 cases, the data transmission apparatus can realize 7 bits.
Fig. 7 and 8 are diagrams showing an example in which the data transmission apparatus transmits data when the specified level is "0".
Referring to (a) of fig. 7, a case where each data symbol is represented as '-1', '-3','+1' and '+3' is shown. In this case, the absolute sum of each data symbol has a value of "0".
Referring to (b) of fig. 7, a case where each data symbol is represented as '-3', '1' and '3'. In this case, the absolute sum of each data symbol has a value of "0".
Referring to (a) of fig. 8, a case where each data symbol is represented as '-3','+3', and '-3' is shown. In this case, the absolute sum of each data symbol has a value of "0".
Referring to (b) of fig. 8, a case where each data symbol is represented as '-1', '+1', '1' and '+1'. In this case, the absolute sum of each data symbol has a value of "0".
Fig. 9 is a flowchart for explaining a data transmission method according to an embodiment.
In operation 910, the data transmission apparatus 100 may identify an encoding rule mapping a plurality of N-bit data and M data symbols according to a designated level. As described above, the level may be specified by the selection of the user, or may be specified by the data transmission apparatus 100 based on the communication environment. For example, the communication environment may be identified based on feedback information about the reception error rate received from the data reception apparatus. The data transmission apparatus 100 may decrease the designated level when the reception error rate is higher than a preset first standard. Further, the data transmission apparatus 100 may increase the designated level when the reception error rate is lower than a preset second standard.
The encoding rule according to an embodiment may include a PAM K data encoding rule, but this is merely an example, and the encoding rule according to the present disclosure is not limited to a PAM K data encoding rule. The data transmission apparatus 100 can recognize the encoding rule of 5B4Q, for example, according to the selection of the user. Each of the 5-bit data may be represented as four symbols according to the coding rule of 5B 4Q.
In operation 920, the data transmission apparatus 100 may obtain pieces of segmented data by performing segmentation on input data in units of N bits.
The data transmission apparatus 100 may perform segmentation on the input data according to the encoding rule identified in the above operation. For example, when the encoding rule of 5B4Q is selected, the data transmission apparatus 100 may perform segmentation on input data in units of 5 bits and obtain pieces of segmented data, each piece of segmented data including 5 bits.
In operation 930, the data transmission apparatus 100 may map the obtained plurality of segmented data blocks to M data symbols based on the identified encoding rule.
In operation 910 above, M data symbols have been determined that can be mapped to each 5-bit data. For example, when the encoding rule of 5B4Q is selected, the data transmission apparatus 100 may map pieces of segment data each including 5 bits to each of M data symbols.
In operation 940, the data transmission apparatus 100 may transmit M data symbols obtained as a mapping result through a plurality of single-ended data lines.
Fig. 10 is a flowchart for explaining a data transmission method using a mapping table generated according to an embodiment.
Referring to fig. 10, in operation 1010, the data transmission apparatus 100 may determine an encoding rule based on a specified level.
The level may be specified by a selection of the user, or may be specified by the data transmission apparatus 100 based on the communication environment. For example, in an environment where noise is allowed, the data rate can be increased by increasing the specified level, whereas in an environment susceptible to noise, the data can be stably transmitted by decreasing the specified level.
The communication environment may be determined based on feedback information received from the data receiving device. The feedback information may include, for example, the reception error rate of the M data symbols. The data transmission apparatus 100 may determine whether to adjust the specified level based on the feedback information. For example, the data transmission apparatus 100 may decrease the designated level when the reception error rate is higher than a preset first standard. As another example, the data transmission apparatus 100 may increase the designated level when the reception error rate is lower than a preset second standard.
The encoding rules may follow, for example, PAM K data encoding rules. For example, the data transmission apparatus 100 determined to follow the PAM 4 encoding rule may implement 5 bits as 4 PAM 4 symbols according to the 5B4Q method, or may implement 7 bits as 4 PAM 4 symbols according to the 7B4Q method.
In operation 1020, the data transmission apparatus 100 may generate a mapping table mapping the N-bit data and the M data symbols according to the determined coding rule.
A mapping table may be generated based on the specified level. For example, the sum of each of the M data symbols included in the mapping table may have a value equal to or less than a specified level. For example, when the designated level is "0", at least one piece of data included in the mapping table may have an absolute sum of data symbols of "0". As another example, when the designated level is "2", at least one piece of data included in the mapping table may have an absolute sum of data symbols of "2" or less.
In operation 1030, the data transmission apparatus 100 may segment the input data into units of N bits according to the determined encoding rule.
For example, when the encoding rule is determined to be 5B4Q, the data transmission apparatus 100 may segment the input data in units of 5 bits. However, this is merely an example, and the encoding rule may also be determined as 6B4Q or 7B4Q.
In operation 1040, the data transmission apparatus 100 may generate M data symbols by comparing the segmented data pieces with the mapping table.
For example, when the encoding rule is determined to be 5B4Q, the data transmission apparatus 100 may compare the segmented data pieces with the mapping table and represent the segmented data pieces as four data symbols.
In operation 1050, the data transmission apparatus 100 may transmit M data symbols through the plurality of single-ended data lines, respectively.
For example, the data transmission apparatus 100 may include a plurality of drivers connected to a plurality of data lines to simultaneously transmit M data symbols, and may be configured such that a connection structure of a load included in each driver varies according to the data symbols.
The configuration and effects of a method and apparatus for data transmission for reducing power supply noise according to an embodiment have been described in detail through the accompanying drawings.
The method and apparatus for data transmission with reduced power supply noise according to the embodiments may improve SI by reducing the influence due to power supply noise.
Further, in the method and apparatus for data transmission with reduced power supply noise according to the embodiment, the data rate is improved, the power consumption is reduced, and at the same time, the pin efficiency can be improved by using a single-ended channel, as compared to a differential channel structure.
The above-described devices may be implemented as hardware components, software components, and/or a combination of hardware and software components. For example, the devices and components described in the embodiments may be implemented, for example, using one or more general purpose or special purpose computers, such as processors, arithmetic Logic Units (ALUs), digital signal processors, microcomputers, field Programmable Arrays (FPAs), programmable Logic Units (PLUs), microprocessors, or any other devices capable of executing and responding to instructions. The processing device may execute an Operating System (OS) and one or more software applications executing in the OS. In addition, the processing device may also access, store, manipulate, process, and generate data in response to execution of the software. For ease of understanding, the use of one processing device is described, but those skilled in the art will appreciate that a processing device may include multiple processing elements and/or multiple types of processing elements. For example, the processing device may include a plurality of processors, or may include one processor and one controller. Furthermore, the processing device may have other processing configurations, such as parallel processors.
The software may include a computer program, code, instructions, one or more computer programs, a combination of code and instructions, and may configure the processing device to operate as desired, or may command the processing device independently or jointly. The software and/or data may be embodied in any tangible machine, component, physical device, virtual device, computer storage medium, or device for interpretation by or for providing instructions or data to a processing device. The software may be distributed over networked computer systems, stored, or executed in a distributed fashion. The software and data may be stored in one or more computer-readable recording media.
The methods according to the embodiments may be implemented in the form of program instructions that may be executed by various computer means and may be recorded in a computer-readable medium. The computer readable media may include program instructions, data files, data structures, and the like, alone or in combination. The program instructions recorded in the medium may be specially designed and configured for the embodiments, or may be known and available to those having ordinary skill in the computer software arts. Examples of the computer readable recording medium include magnetic media such as hard disks, floppy disks, and magnetic tapes, optical media such as compact disk read-only memories (CD-ROMs), and Digital Versatile Discs (DVDs), magneto-optical media such as floppy disks, and hardware devices specially configured to store and execute program instructions, such as ROMs, random Access Memories (RAMs), flash memories, and the like. Examples of program instructions include machine language code, such as produced by a compiler, and high-level language code that may be executed by the computer using an interpreter or the like.
The method and apparatus for data transmission with reduced power supply noise according to the embodiments may improve SI by reducing the influence due to power supply noise.
Further, in the method and apparatus for data transmission with reduced power supply noise according to the embodiment, the data rate is improved, the power consumption is reduced, and at the same time, the pin efficiency can be improved by using a single-ended channel, as compared to a differential channel structure.
The effects of the present disclosure are not limited to the above technical objects, and other effects not mentioned can be clearly understood from the present disclosure by those skilled in the art.
It should be understood that the embodiments described herein should be considered as illustrative only and not limiting. The description of features or aspects in each embodiment should generally be considered as applicable to other similar features or aspects in other embodiments. Although one or more embodiments have been described with reference to the accompanying drawings, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present disclosure as defined by the following claims.

Claims (15)

1. A data transmission method, comprising:
identifying and mapping a plurality of N-bit data and coding rules of M data symbols according to the appointed level;
obtaining a plurality of pieces of segment data by performing segmentation on input data in units of N bits;
mapping the obtained pieces of segmented data to the M data symbols based on the identified coding rules; and transmitting the M data symbols obtained as a result of the mapping through a plurality of single-ended data lines, wherein an absolute value of a sum of the M data symbols has a value equal to or less than a specified level.
2. The data transmission method of claim 1, wherein the identification of the coding rule includes identifying a mapping table representing the M data symbols mapped with the plurality of N-bit data.
3. The data transmission method of claim 1, wherein the coding rule is determined based on a K-level pulse amplitude modulation (PAM K) data coding method.
4. The data transmission method according to claim 1, further comprising:
obtaining feedback information about the reception error rate of the M data symbols; and
it is determined whether to adjust the specified level based on the obtained feedback information.
5. The data transmission method according to claim 4, further comprising:
when the receiving error rate is higher than a preset first standard, reducing the appointed level; and
when the reception error rate is lower than a preset second standard, the specified level is increased.
6. The data transmission method of claim 1, wherein the encoding rule is determined based on any one of a 5-bit 4 quaternary (5B 4Q) method, a 6-bit 4 quaternary (6B 4Q) method, or a 7-bit 4 quaternary (7B 4Q) method.
7. The data transmission method of claim 2, wherein an absolute value of a sum of data symbols of at least one piece of data included in the mapping table is 0.
8. A data transmission apparatus comprising:
a communication unit;
a memory storing at least one instruction; and
a processor connected to the communication unit, wherein the processor is configured to
A coding rule mapping a plurality of N-bit data and M data symbols is identified according to a specified level,
the pieces of segmented data are obtained by performing segmentation on the input data in units of N bits,
mapping the obtained pieces of segmented data to the M data symbols based on the identified coding rules, and
the M data symbols obtained as a result of the mapping are transmitted through a plurality of single-ended data lines, wherein an absolute value of a sum of the M data symbols has a value equal to or less than a specified level.
9. The data transmission device of claim 8, wherein the processor, by executing the at least one instruction, is further configured to identify a mapping table representing the M data symbols mapped with the plurality of N-bit data.
10. The data transmission apparatus of claim 8, wherein the encoding rule is determined based on a K-level Pulse Amplitude Modulation (PAMK) data encoding method.
11. The data transmission device of claim 8, wherein the processor, by executing the at least one instruction, is further configured to obtain feedback information regarding a reception error rate of the M data symbols, and
it is determined whether to adjust the specified level based on the obtained feedback information.
12. The data transmission device of claim 11, wherein the processor, by executing the at least one instruction, is further configured to decrease the specified level when the reception error rate is higher than a preset first criterion, and
when the reception error rate is lower than a preset second standard, the specified level is increased.
13. The data transmission apparatus of claim 8, wherein the encoding rule is determined based on any one of a 5-bit 4 quaternary (5B 4Q) method, a 6-bit 4 quaternary (6B 4Q) method, or a 7-bit 4 quaternary (7B 4Q) method.
14. The data transmission apparatus of claim 9, wherein an absolute value of a sum of data symbols of at least one piece of data included in the mapping table is 0.
15. The data transmission apparatus according to claim 8, wherein the specified level is 2 or less.
CN202311007384.5A 2022-08-11 2023-08-10 Method and apparatus for data transmission with reduced power supply noise Pending CN117596107A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR10-2022-0100356 2022-08-11
KR10-2023-0103130 2023-08-07
KR1020230103130A KR20240022412A (en) 2022-08-11 2023-08-07 Method and device for data transmission with reduced supply noise

Publications (1)

Publication Number Publication Date
CN117596107A true CN117596107A (en) 2024-02-23

Family

ID=89912153

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311007384.5A Pending CN117596107A (en) 2022-08-11 2023-08-10 Method and apparatus for data transmission with reduced power supply noise

Country Status (1)

Country Link
CN (1) CN117596107A (en)

Similar Documents

Publication Publication Date Title
KR101752157B1 (en) Encoding for partitioned data bus
US9673969B2 (en) Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
EP2926260B1 (en) Methods and systems for chip-to-chip communication with reduced simultaneous switching noise
US9479369B1 (en) Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US20190075004A1 (en) Orthogonal differential vector signaling codes with embedded clock
US9485057B2 (en) Vector signaling with reduced receiver complexity
JP4617039B2 (en) Method and apparatus for encoding and decoding with constant weight
US20170147520A1 (en) Orthogonal differential vector signaling codes with embedded clock
KR20230030803A (en) Data inversion circuit to perform DBI-DC encoding using PAM 4 signal
KR102386885B1 (en) Low Power Multilevel Driver
JP2017503377A (en) Device and method for facilitating data inversion to limit both instantaneous current and signal transition
CN109726154A (en) It executes the inverted method of multiple data/address bus and executes the storage component part of this method
CN117596107A (en) Method and apparatus for data transmission with reduced power supply noise
CN111914987A (en) Data processing method and device based on neural network, equipment and readable medium
US20240064046A1 (en) Method and device for data transmission with reduced supply noise
KR102582152B1 (en) Data inversion circuit using PAM 3 signal
KR20240022412A (en) Method and device for data transmission with reduced supply noise
CN107800511A (en) A kind of Multilevel Coded Modulation system mapping method and device
EP2997704A1 (en) Vector signaling with reduced receiver complexity
KR20230030804A (en) Data inversion circuit to perform DBI-AC encoding using PAM 4 signal
WO2021009965A1 (en) Processor for neural network, processing method for neural network, and program
CN107004117B (en) Method for detecting transmission sequence, receiver and receiving equipment
EP4156569A1 (en) Techniques for monitoring and control of high speed serial communication link
CN115469799B (en) Data storage method, storage device and computer readable storage device
EP3996095B1 (en) Equalization circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination