CN117456929B - Display panel driving method and display panel - Google Patents
Display panel driving method and display panel Download PDFInfo
- Publication number
- CN117456929B CN117456929B CN202311774740.6A CN202311774740A CN117456929B CN 117456929 B CN117456929 B CN 117456929B CN 202311774740 A CN202311774740 A CN 202311774740A CN 117456929 B CN117456929 B CN 117456929B
- Authority
- CN
- China
- Prior art keywords
- control
- refresh rate
- clock signal
- gate driving
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 28
- 230000011664 signaling Effects 0.000 claims abstract description 6
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 5
- 230000001680 brushing effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The application discloses a display panel's drive method and display panel, display panel includes first control circuit, second control circuit and a plurality of grid drive unit, drive method includes the step: the method comprises the steps of obtaining refresh rate information of an Mth frame, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information; judging the refresh rate corresponding to the current clock signal, and controlling the first control circuit or the second control circuit to be switched on or off according to the judging result by the refresh rate control signal so that the display panel displays pictures at different refresh rates; wherein m is a series, m and n are natural numbers greater than or equal to 1. According to the display panel driving circuit, the control circuit and the control signal are added to change the control signal of the grid driving unit, so that the conversion between a low-brush (Normal) mode (60 Hz) and a high-brush mode (120 HZ) or between the high-brush mode (120 HZ) and another high-brush mode (240 HZ) can be automatically realized, and the risk of wrong charging is reduced.
Description
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a driving method of a display panel and a display panel.
Background
GOA technology (Gate On Array), namely a Gate drive circuit, is manufactured On an Array substrate, so that the Gate drive circuit can replace an external integrated circuit board (Integrated Circuit, IC) to finish driving of horizontal scanning lines.
With the development of 5G (5 th Generation Mobile Communication Technology, fifth generation mobile communication technology) technology, the upper limit of data transmission is greatly improved; as a result, high resolution displays have become increasingly popular, and various television manufacturers have also begun to market high resolution products, and panel factories have also quickly responded to market demands and have been rapidly engaged in the development of high resolution products, such as 8K resolution products. In addition to the high PPI (pixel density) the high resolution products require high refresh rates. However, at present, due to high circuit material cost of high-resolution products, when a high refresh rate is realized, the precharge time of the Q point is found to be shortened, the capacitance load of in-plane scanning becomes heavy, the distortion of the gate driving signal is serious, the value of the decline time of the gate driving signal output by the gate signal line is large, and the wrong charge risk is high.
Disclosure of Invention
The purpose of the application is to provide a driving method of a display panel and the display panel, so that the risk of wrong charging is reduced.
The application discloses a drive method of a display panel, the display panel includes a first control circuit, a second control circuit and a plurality of grid driving units, the first control circuit controls the connection or disconnection of the output end of an nth stage grid driving unit and the input end of an n+mth stage grid driving unit, the second control circuit controls the connection or disconnection of the output end of the nth stage grid driving unit and the input end of an n+2mth stage grid driving unit, and controls the mth stage grid driving unit to the 2m stage grid driving unit to accept a frame start signal, the drive method includes the steps of:
the method comprises the steps of obtaining refresh rate information of an Mth frame, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information; and
judging the refresh rate corresponding to the current clock signal, and controlling the first control circuit or the second control circuit to be switched on or off according to the judging result by the refresh rate control signal so that the display panel displays pictures at different refresh rates;
wherein m is a series, m and n are natural numbers greater than or equal to 1.
Optionally, the step of judging the refresh rate corresponding to the current clock signal and controlling the first control circuit or the second control circuit to be turned on or off according to the judging result so that the display panel displays the picture at different refresh rates includes:
judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the first control circuit to be conducted by the refresh rate control signal so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+m-th stage grid driving unit, inputting a frame start signal to the first m-stage grid driving circuit, controlling the second control circuit to be turned off, outputting a grid driving signal to a grid line corresponding to the display panel by the grid driving unit, and displaying pictures by the display panel at the first refresh rate; if the first refresh rate is the second refresh rate, the refresh rate control signal controls the second control circuit to be conducted so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+2m-th stage grid driving unit, a frame starting signal is input to the first 2 m-stage grid driving circuit, the first control circuit is controlled to be turned off, the grid driving unit outputs a grid driving signal to a grid line corresponding to the display panel, and the display panel displays pictures at the second refresh rate;
wherein the first refresh rate has a value F1, and the second refresh rate has a value F2, 2f1=f2.
Optionally, the display panel includes two clock signal line groups with the same number, the two clock signal line groups are respectively a first clock signal line group and a second clock signal line group, the first clock signal line group and the second clock signal line group each include a clock signal line, the gate driving units are divided into a plurality of groups, the number of each group of gate driving units is 2A, the input ends of the first a gate driving units of each group of gate driving units are respectively connected with a clock signal line in the first group of clock signals, the first input ends of the last a gate driving units of each group of gate driving units are respectively connected with a clock signal line in the first clock signal line group through a third control circuit, and the second input ends of the last a gate driving units of each group of gate driving units are connected with a clock signal line in the second clock signal line group through a fourth control circuit;
the step of judging the refresh rate corresponding to the current clock signal, wherein the refresh rate control signal controls the first control circuit or the second control circuit to be switched on or off according to the judging result so that the display panel displays pictures at different refresh rates comprises the following steps:
judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the third control circuit to be on, and the fourth control circuit to be off, wherein A clock signal lines in the first clock signal line group respectively output clock signals to the first A gate driving units of each group of gate driving units, and then output clock signals to the last A gate driving units of each group of gate driving units; if the refresh rate is the second refresh rate, the fourth control circuit is controlled to be turned on, the third control circuit is turned off, the A clock signal lines in the first clock signal line group output clock signals to the first A gate driving units of each group of gate driving units, and the A clock signal lines in the second clock signal line group output clock signals to the rear A gate driving units of each group of gate driving units;
Wherein A is a natural number of 2 or more.
Optionally, the refresh rate control signal includes a first control signal and a second control signal, the first control circuit includes a plurality of first control switches, an input end and an output end of each first control switch are respectively connected with an output end of the n-th stage gate driving unit and an input end of the n+m-th stage gate driving unit, and a control end of each first control switch is connected to a first control signal line to receive the first control signal;
the second control circuit comprises a plurality of second control switches and m frame signal input control switches, the input ends and the output ends of the second control switches are respectively connected with the output end of the n-th stage grid driving unit and the input end of the n+2m-th stage grid driving unit, frame signal input control switches control frame start signals to be input to the corresponding grid driving units, the control ends of the second control switches are connected to second control signal lines to receive second control signals;
the step of judging the refresh rate corresponding to the current clock signal, wherein the refresh rate control signal controls the first control circuit or the second control circuit to be turned on or off according to the judging result so that the display panel displays pictures at different refresh rates further comprises the following steps:
Judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, outputting a high level by a first control signal to control the first control switch to be turned on, so that the output end of an nth stage gate driving unit is communicated with the input end of an n+mth stage gate driving unit, inputting a frame start signal to a previous m stage gate driving circuit, outputting a low level by a second control signal to control the second control switch and a frame signal input switch to be turned off, outputting a gate driving signal to a gate line corresponding to a display panel by the gate driving unit, and displaying pictures by the display panel at the first refresh rate; if the first refresh rate is the second refresh rate, the second control signal outputs a high level to control the second control circuit to be conducted so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+2m-th stage grid driving unit, the frame signal input switch is conducted, the frame start signal is input to the first 2 m-stage grid driving circuit, the first control signal outputs a low level to control the first control switch to be turned off, the grid driving unit outputs a grid driving signal to a grid line corresponding to the display panel, and the display panel displays pictures at the second refresh rate;
wherein the first refresh rate has a value F1, and the second refresh rate has a value F2, 2f1=f2.
Optionally, the step of obtaining the refresh rate information of the mth frame and generating the refresh rate control signal, the clock signal and the frame start signal according to the refresh rate information includes:
the time sequence control module generates a clock signal and a frame start signal according to the refresh rate information;
the pulse widths of the clock signals and the frame start signals generated by the information with different refresh rates are different.
Optionally, the step of obtaining the refresh rate information of the mth frame and generating the refresh rate control signal, the clock signal and the frame start signal according to the refresh rate information includes:
and acquiring refresh rate information of at least two next frames when the current frame is displayed, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information of the next two frames.
Optionally, the display panel includes a third control signal line and a fourth control signal line, when the refresh rate corresponding to the clock signal is the first refresh rate, the third control signal line outputs a third control signal to control the third control circuit to be turned on, the fourth control signal line outputs a fourth control signal to control the fourth control circuit to be turned off, each group of gate driving circuits is connected with the clock signal line of the first clock signal line group, when the refresh rate corresponding to the clock signal is the second refresh rate, the fourth control signal line outputs a fourth control signal to control the fourth control circuit to be turned on, the third control signal line outputs a third control signal to control the third control circuit to be turned off, and each group of gate driving circuits is connected with the clock signal line of the first clock signal line group and the clock signal line of the second clock signal line group.
The application also discloses a display panel driven by the driving method according to any one of the above, the display panel comprises a first control circuit, a second control circuit and a plurality of gate driving units, the first control circuit controls the connection or disconnection of the output end of the nth stage gate driving unit and the input end of the n+mth stage gate driving unit, the second control circuit controls the connection or disconnection of the output end of the nth stage gate driving unit and the input end of the n+2mth stage gate driving unit, and controls the mth stage gate driving unit to the 2mth stage gate driving unit to receive a frame start signal;
the display panel also comprises a time sequence control module and a refresh rate control signal generation module, wherein the refresh rate control signal generation module generates a refresh rate control signal according to refresh rate information, and the time sequence control module generates a clock signal and a frame start signal according to the refresh rate information; the grid driving unit generates a grid driving signal according to the clock signal and the frame starting signal and outputs the grid driving signal to the scanning lines of the display panel to drive the scanning lines to realize the picture display with different refresh rates.
Optionally, the first control circuit includes a plurality of first control switches, an input end and an output end of each first control switch are respectively connected with an output end of the n-th stage gate driving unit and an input end of the n+m-th stage gate driving unit, and a control end of each first control switch is connected to a first control signal line to receive a first control signal;
The second control circuit comprises a plurality of second control switches and m frame signal input control switches, the input ends and the output ends of the second control switches are respectively connected with the output end of the n-th stage grid driving unit and the input end of the n+2m-th stage grid driving unit, frame signal input control switches control frame start signals to be input to the corresponding grid driving units, the control ends of the second control switches are connected to second control signal lines to receive second control signals;
the first control switch, the second control switch and the frame signal input control switch are all N-type MOS tubes with high-level conduction.
Optionally, the display panel includes two clock signal line groups with the same number, the two clock signal line groups are respectively a first clock signal line group and a second clock signal line group, the first clock signal line group and the second clock signal line group each include a clock signal line, the gate driving units are divided into a plurality of groups, the number of each group of gate driving units is 2A, the input ends of the first a gate driving units of each group of gate driving units are respectively connected with a clock signal line in the first group of clock signals, the first input ends of the last a gate driving units of each group of gate driving units are respectively connected with a clock signal line in the first clock signal line group through a third control circuit, and the second input ends of the last a gate driving units of each group of gate driving units are connected with a clock signal line in the second clock signal line group through a fourth control circuit;
The third control circuit comprises a plurality of third control switches, the input ends and the output ends of the third control switches are respectively connected with the clock signal wire in the first clock signal wire group and the first input end of the grid driven unit, the control ends are connected with the third control signal wire to receive third control signals, the fourth control circuit comprises a plurality of fourth control switches, the input ends and the output ends of the fourth control switches are respectively connected with the clock signal wire in the second clock signal wire group and the second input end of the grid driven unit, and the control ends are connected with the fourth control signal wire to receive fourth control signals.
Compared with the scheme of high brushing through a circuit architecture (-2/+4), the application provides a novel driving circuit, wherein the first control circuit controls the connection or disconnection of the output end of an n-th stage grid driving unit and the input end of an n+m-th stage grid driving unit, and the first m-stage grid driving unit receives a frame start signal; the second control circuit controls the connection or disconnection of the output end of the nth stage gate driving unit and the input end of the n+2m stage gate driving unit, controls the gate driving unit between the mth stage gate driving unit and the 2m stage gate driving unit to receive a frame start signal, generates a refresh rate control signal, a clock signal and the frame start signal according to refresh rate information, and controls the first control circuit or the second control circuit to be connected or disconnected according to a judging result so that the display panel displays pictures at different refresh rates, the problems that the precharge time of a Q point is shortened, the capacitance load scanned in a surface is heavier, the distortion of the gate driving signal is serious, the descending time value of the output signal of a gate signal line is larger, and the error charge risk is high are avoided.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the application and are incorporated in and constitute a part of this specification, illustrate embodiments of the application and together with the description serve to explain the principles of the application. It is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained from these drawings without inventive faculty for a person skilled in the art. In the drawings:
FIG. 1 is a schematic diagram of a cascade connection of gate driving circuits of a display panel according to the present application;
fig. 2 is a schematic diagram of a gate driving unit circuit of a display panel according to the present application;
FIG. 3 is a 60Hz refresh rate timing diagram of a display panel of the present application;
FIG. 4 is a 120Hz refresh rate timing diagram of a display panel of the present application;
FIG. 5 is a schematic flow chart of a driving method according to a first embodiment of the present application;
fig. 6 is a schematic structural diagram of a driving circuit of the first embodiment of the present application;
FIG. 7 is a 60Hz refresh rate timing diagram of a display panel of a first embodiment of the present application;
FIG. 8 is a 120Hz refresh rate timing diagram of a display panel of a first embodiment of the present application;
FIG. 9 is a schematic flow chart of a driving method according to a second embodiment of the present application;
FIG. 10 is a timing diagram of a refresh rate frequency switching waveform of a second embodiment of the present application;
fig. 11 is a schematic structural view of a display panel according to a third embodiment of the present application;
FIG. 12 is a timing diagram of a refresh rate frequency switching waveform of a third embodiment of the present application;
fig. 13 is a schematic structural view of a display panel of a fourth embodiment of the present application;
fig. 14 is a schematic structural view of a display panel of a fifth embodiment of the present application;
fig. 15 is a schematic structural view of another display panel according to the fifth embodiment of the present application;
FIG. 16 is a timing diagram of a refresh rate frequency switching waveform of the display panel of FIG. 15 according to the present application;
FIG. 17 is a schematic diagram of a cascade connection of gate driving circuits of a display panel according to the present application;
fig. 18 is a schematic circuit diagram of a gate driving unit of a display panel according to the present application.
100 parts of a display panel; 200. a driving circuit; 210. a gate driving circuit; 211. a gate driving unit; 212. an input control module; 213. a first pull-down control module; 214. a second pull-down control module; 215. an output control module; 220. a first control circuit; 221. a first control signal line; 222. a first control switch; 230. a second control circuit; 231. a second control signal line; 232. a second control switch; 233. a frame signal input control switch; 240. a clock signal line group; 241. a first clock signal line group; 242. a second clock signal line group; 250. a timing control module; 260. a refresh rate control signal generation module; 270. a third control circuit; 271. a third control signal line; 272. a third control switch; 280. a fourth control circuit; 281. a fourth control signal line; 282. and a fourth control switch.
Detailed Description
It should be understood that the terminology, specific structural and functional details disclosed herein are merely representative for purposes of describing particular embodiments, but that the application may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
The present application is described in detail below with reference to the attached drawings and alternative embodiments.
As an example of the present application, the low-brush Normal (60 Hz) mode GOA is designed with a cascade relationship of-2/+4, the circuit structure is shown in the cascade schematic diagram of the gate driving circuit 210 of fig. 1 and the circuit diagram of the gate driving unit 211 of fig. 2, the frame start Signal (STV) simultaneously starts the first gate driving unit 211 (GOA) and the second gate driving unit 211 (GOA), the output end of the first gate driving unit 211 is connected to the input end of the third gate driving unit 211, the output end of the fifth gate driving unit is connected to the reset end of the first gate driving unit 211, each gate driving unit 211 includes an input control module 212, a first pull-down control module 213, a second pull-down control module 214 and an output control module 215, the corresponding output module includes corresponding driving switches, and the corresponding signal input and the connection relationship between the respective modules are clearly shown in the figure, which will not be described herein; if the circuit architecture (-2/+4) of low-brush Normal (60 Hz) is directly used to make high-brush (120 Hz), referring to fig. 3 and fig. 4, when the low-brush is changed to high-brush, the precharge time of Q point is found to be shortened, the capacitance load of in-plane scanning becomes heavy, which causes serious distortion of gate pulse signal, the value of the fall time of the output signal of gate signal line is larger, resulting in high risk of wrong charge; in addition, when the display panel 100 is operated in this state for a long time, the electrical properties of the thin film transistor will be shifted.
As shown in fig. 5, as a first embodiment of the present application, a driving method of a display panel 100 capable of avoiding a wrong charge and improving an electrical offset problem of a thin film transistor is disclosed, and referring to fig. 5 to 8, the display panel 100 includes a first control circuit 220, a second control circuit 230 and a plurality of gate driving units 211, the first control circuit 220 controlling a connection or disconnection of an output terminal of an n-th stage gate driving unit 211 and an input terminal of an n+mth stage gate driving unit 211, the second control circuit 230 controlling a connection or disconnection of an output terminal of the n-th stage gate driving unit 211 and an input terminal of the n+2mth stage gate driving unit 211, and controlling the m-th stage gate driving unit 211 to the 2 nd stage gate driving unit 211 to receive a frame start signal STV, the driving method comprising the steps of:
s1: the method comprises the steps of obtaining refresh rate information of an Mth frame, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information; and
s2: judging the refresh rate corresponding to the current clock signal, and controlling the first control circuit or the second control circuit to be switched on or off according to the judging result by the refresh rate control signal so that the display panel 100 displays pictures at different refresh rates;
The refresh rate control signal comprises a first refresh rate control signal N and a second refresh rate control signal B, the clock signal comprises CK1-CK8, and the frame start signal is an STV signal; m is a number of steps, m, n are natural numbers equal to or greater than 1, the maximum value of n is the maximum number of scanning lines or the maximum number of gate driving units 211, n is a constant value, and m is not changed after a specific value is determined; assuming that the number of the gate driving units 211 is 1024, when m=2, n=1.2.3.4 … … 1024, the first control circuit 220 controls the connection or disconnection of the output terminal of the 1 st stage gate driving unit 211 and the input terminal of the 3 rd stage gate driving unit 211, and controls the 1 st stage gate driving unit 211 and the 2 nd stage gate driving unit 211 to receive the frame start signal; the second control circuit 230 controls the output end of the 1 st stage gate driving unit 211 to be connected or disconnected with the input end of the 5 th stage gate driving unit 211, and controls the 1 st stage gate driving unit 211 and the 4 th stage gate driving unit 211 to receive a frame start signal; if the display panel 100 performs refresh display at a refresh rate of 60Hz, the first control circuit 220 controls the output terminal of the 1 st stage gate driving unit 211 to communicate with the input terminal of the 3 rd stage gate driving unit 211, controls the 1 st stage gate driving unit 211 and the 2 nd stage gate driving unit 211 to receive the frame start signal, and the second control circuit 230 controls the output terminal of the 1 st stage gate driving unit 211 and the input terminal of the 5 th stage gate driving unit 211 to turn off, and controls the 3 rd stage gate driving unit 211 and the 4 th stage gate driving unit 211 not to receive the frame start signal; if the display panel 100 performs refresh display at a refresh rate of 120Hz, the first control circuit 220 controls the output terminal of the 1 st stage gate driving unit 211 and the input terminal of the 3 rd stage gate driving unit 211 to be turned off, controls the 1 st stage gate driving unit 211 and the 2 nd stage gate driving unit 211 to receive the frame start signal, and the second control circuit 230 controls the output terminal of the 1 st stage gate driving unit 211 to be communicated with the input terminal of the 5 th stage gate driving unit 211, and controls the 3 rd stage gate driving unit 211 and the 4 th stage gate driving unit 211 to receive the frame start signal, i.e., the 1 st stage to 4 th stage gate driving unit 211 receives the frame start signal; in the waveforms of G1 in fig. 6 and 7, the first high level indicates the gate driving signal of the first row scanning line, and the second high level indicates the gate driving signal of the ninth row scanning line, and is not a waveform schematic of the gate driving signals of the current frame and the next frame of the first row scanning line.
When the low brush (60 Hz) is changed into the high brush (120 Hz), the pulse width of the clock signal and the pulse width of the frame start signal are reduced by one time, but the precharge time of the Q point is prolonged by arranging a control circuit between the output end of the current stage gate driving unit 211 and the input end of the gate driving unit 211 behind the current stage gate driving unit 211, the signal cascade of the input unit is advanced to (n-4), the connection between the gate driving units 211 is realized by the control circuit, and the precharge time of the Q point is controlled by the output of the frame start signal, so that the precharge effect is ensured; the scheme does not need to re-open a new photomask (the position of the through hole needs to be changed, and the photomask needs to be re-opened by M1/M2/PV/ITO), so that the photomask cost is reduced, the cost of a product is reduced, the competitiveness of the product is improved, the design of Normal (60 Hz) mode and high-brush mode (120 Hz) can be compatible, and the cost is reduced while the layout of multiple fields of the product is increased.
Further, the step of obtaining the refresh rate information of the mth frame and generating the refresh rate control signal, the clock signal and the frame start signal according to the refresh rate information includes:
the time sequence control module generates a clock signal and a frame start signal according to the refresh rate information;
The method comprises the steps that clock signals and frame starting signals generated by different refresh rate information are different in pulse width, the refresh rate information is respectively generated by different modules into a refresh rate control signal, the clock signals and the frame starting signals, the refresh rate control signal does not influence the generation of the clock signals, and the refresh rate control signal, the clock signals and the frame starting signals are mutually independent and are generated according to the refresh rate information; in the step of obtaining the refresh rate information of the mth frame, generating the refresh rate control signal, the clock signal and the frame start signal according to the refresh rate information, the mth frame may be the current frame, or may be the next frame or the next two frames of the current frame, that is, the refresh rate information of at least the next two frames is obtained when the current frame is displayed, and the refresh rate control signal, the clock signal and the frame start signal are generated according to the refresh rate information of the next two frames.
As shown in fig. 9 and 10, as a second embodiment of the present application, the first embodiment is further refined, and the step S2 includes:
s21: judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the first control circuit to be conducted by the refresh rate control signal so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+m-th stage grid driving unit, inputting a frame start signal to the first m-stage grid driving circuit, controlling the second control circuit to be turned off, outputting a grid driving signal to a grid line corresponding to the display panel by the grid driving unit, and displaying pictures by the display panel at the first refresh rate; if the first refresh rate is the second refresh rate, the refresh rate control signal controls the second control circuit to be conducted so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+2m-th stage grid driving unit, a frame starting signal is input to the first 2 m-stage grid driving circuit, the first control circuit is controlled to be turned off, the grid driving unit outputs a grid driving signal to a grid line corresponding to the display panel, and the display panel displays pictures at the second refresh rate;
Wherein the first refresh rate has a value F1, and the second refresh rate has a value F2, 2f1=f2.
By rearranging the circuit of the GOA and adding a control switch and a control signal to change the control signal of the GOA, the conversion between a Normal (60 Hz) mode and a high-brush mode (120 HZ) or between the high-brush mode (120 HZ) and another high-brush mode (240 HZ) can be automatically realized; of course a transition between 30Hz and 60Hz in the low brush mode may also be achieved.
Further, the refresh rate control signal includes a first control signal and a second control signal, the first control circuit 220 includes a plurality of first control switches 222, an input end and an output end of the first control switches 222 are respectively connected to the output end of the nth stage gate driving unit 211 and the input end of the n+mth stage gate driving unit 211, and a control end of the first control switches 222 is connected to the first control signal line 221 to receive the first control signal;
the second control circuit 230 includes a plurality of second control switches 232 and m frame signal input control switches 233, wherein an input end and an output end of the second control switches 232 are respectively connected to an output end of the n-th stage gate driving unit 211 and an input end of the n+2m-th stage gate driving unit 211, the frame signal input control switches 233 control frame start signals to be input to the corresponding gate driving units 211, control ends of the second control switches 232 are respectively connected to the second control signal lines 231 to receive the second control signals;
The step of determining the refresh rate corresponding to the current clock signal, where the refresh rate control signal controls the first control circuit 220 or the second control circuit 230 to be turned on or off according to the determination result, so that the display panel 100 displays the pictures at different refresh rates further includes:
judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, the first control signal outputs a high level to control the first control switch 222 to be turned on, so that the output end of the n-th stage gate driving unit 211 is communicated with the input end of the n+m-th stage gate driving unit 211, a frame start signal is input to the previous m-th stage gate driving circuit 210, the second control signal outputs a low level to control the second control switch 232 and the frame signal input switch to be turned off, the gate driving unit 211 outputs a gate driving signal to a gate line corresponding to the display panel 100, and the display panel 100 displays pictures at the first refresh rate; if the refresh rate is the second refresh rate, the second control signal outputs a high level to control the second control circuit 230 to be turned on so that the output end of the n-th stage gate driving unit 211 is communicated with the input end of the n+2m-th stage gate driving unit 211, the frame signal input switch is turned on, the frame start signal is input to the previous 2 m-stage gate driving circuit 210, the first control signal outputs a low level to control the first control switch 222 to be turned off, the gate driving unit 211 outputs a gate driving signal to the gate line corresponding to the display panel 100, and the display panel 100 displays a picture at the second refresh rate.
As shown in fig. 11 and fig. 12, as a third embodiment of the present application, which is a further limitation and improvement of the above embodiment, the display panel 100 includes two sets of the same number of clock signal line sets 240, the two sets of clock signal line sets 240 are respectively a first clock signal line set 241 and a second clock signal line set 242, the first clock signal line set 241 and the second clock signal line set 242 each include a clock signal line, the gate driving units 211 are divided into a plurality of sets, the number of each set of gate driving units 211 is 2A, the input terminals of the first a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal line in the first set of clock signals, the first input terminals of the second a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal line in the first clock signal line set 241 through a third control circuit 270, and the second input terminals of the second a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal line in the second clock signal line set 242 through a fourth control circuit 280; the step S2 further includes:
s21': judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the third control circuit 270 to be turned on, and the fourth control circuit 280 to be turned off, wherein the A clock signal lines in the first clock signal line group 241 respectively output clock signals to the first A gate driving units 211 of each group of gate driving units 211 and then output clock signals to the last A gate driving units 211 of each group of gate driving units 211; if the refresh rate is the second refresh rate, the fourth control circuit 280 is controlled to be turned on, the third control circuit 270 is turned off, the a clock signal lines in the first clock signal line group 241 output clock signals to the first a gate driving units 211 of each group of gate driving units 211, and the a clock signal lines in the second clock signal line group 242 output clock signals to the second a gate driving units 211 of each group of gate driving units 211;
Wherein A is a natural number of 2 or more.
In the high brushing time, the capacitance load of the scanning line is large, the CK number of the scanning line can be increased to reduce the load of the scanning line, the design can be driven by 6CK in the Normal state, and the capacitance load of the scanning line can be reduced by automatically increasing the CK to 12CK in the high brushing state.
Further, the display panel 100 includes a third control signal line 271 and a fourth control signal line 281, when the refresh rate corresponding to the clock signal is the first refresh rate, the third control signal line 271 outputs a third control signal to control the third control circuit 270 to be turned on, the fourth control signal line 281 outputs a fourth control signal to control the fourth control circuit 280 to be turned off, each group of gate driving circuits 210 is connected to the clock signal line of the first clock signal line group 241, when the refresh rate corresponding to the clock signal is the second refresh rate, the fourth control signal line 281 outputs a fourth control signal to control the fourth control circuit 280 to be turned on, the third control signal line 271 outputs a third control signal to control the third control circuit 270 to be turned off, and each group of gate driving circuits 210 is connected to the clock signal line of the first clock signal line group 241 and the clock signal line of the second clock signal line group 242.
As shown in fig. 13, as a fourth embodiment of the present application, a display panel 100 is disclosed, the display panel 100 being driven using the driving method as described in any of the above embodiments, the display panel 100 including a first control circuit 220, a second control circuit 230 and a plurality of gate driving units 211, the first control circuit 220 controlling the connection or disconnection of an output terminal of an n-th stage gate driving unit 211 and an input terminal of an n+mth stage gate driving unit 211, the second control circuit 230 controlling the connection or disconnection of an output terminal of the n-th stage gate driving unit 211 and an input terminal of an n+2mth stage gate driving unit 211, controlling the gate driving unit 211 between the n+mth stage gate driving unit 211 and the n+2mth stage gate driving unit 211 to accept a frame start signal;
the display panel 100 further includes a timing control module 250 and a refresh rate control signal generating module 260, the refresh rate control signal generating module 260 generates a refresh rate control signal according to refresh rate information, and the timing control module 250 generates a clock signal and a frame start signal according to the refresh rate information; the gate driving unit 211 generates a gate driving signal according to a clock signal and a frame start signal and outputs the gate driving signal to the scan lines of the display panel 100 to drive the display of the pictures with different refresh rates.
Further, the first control circuit 220 includes a plurality of first control switches 222, wherein an input end and an output end of the first control switches 222 are respectively connected to an output end of the n-th stage gate driving unit 211 and an input end of the n+m-th stage gate driving unit 211, and a control end of the first control switches 222 is connected to the first control signal line 221 to receive the first control signal; the second control circuit 230 includes a plurality of second control switches 232 and m frame signal input control switches 233, wherein an input end and an output end of the second control switches 232 are respectively connected to an output end of the n-th stage gate driving unit 211 and an input end of the n+2m-th stage gate driving unit 211, the frame signal input control switches 233 control frame start signals to be input to the corresponding gate driving units 211, control ends of the second control switches 232 are respectively connected to the second control signal lines 231 to receive the second control signals; the first control switch 222, the second control switch 232, and the frame signal input control switch 233 are all N-type MOS transistors with high-level conduction.
As shown in fig. 14, as a further refinement of the fourth embodiment, the display panel 100 includes two sets of the same number of clock signal line sets 240, the two sets of clock signal line sets 240 are respectively a first clock signal line set 241 and a second clock signal line set 242, the first clock signal line set 241 and the second clock signal line set 242 each include a clock signal line, the gate driving units 211 are divided into a plurality of sets, the number of each set of gate driving units 211 is 2A, the input terminals of the first a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal lines in the first set of clock signals, the first input terminals of the second a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal lines in the first clock signal line set 241 through the third control circuit 270, and the second input terminals of the second a gate driving units 211 of each set of gate driving units 211 are respectively connected to a clock signal lines in the second clock signal line set 241 through the fourth control circuit 280.
The third control circuit 270 includes a plurality of third control switches 272, an input end and an output end of the third control switches 272 are respectively connected to the clock signal line in the first clock signal line group 241 and the first input end of the gate driving unit, a control end is connected to the third control signal line 271 to receive the third control signal, the fourth control circuit 280 includes a plurality of fourth control switches 282, an input end and an output end of the fourth control switches 282 are respectively connected to the clock signal line in the second clock signal line group 242 and the second input end of the gate driving unit, and a control end is connected to the fourth control signal line 281 to receive the fourth control signal.
In addition, the fourth control signal may be a clock signal on the clock signal line, as shown in fig. 15 and 16, the input terminal and the control terminal of the fourth control switch 282 are connected to the clock signal line at the same time to form a short circuit, and the operation is started when the high level signal is input to the clock signal line, and the operation is stopped when the low level signal is input to the clock signal line; further, the present application may also eliminate the frame signal input control switch 233, and as shown with reference to fig. 17 and 18, the frame start signal is simultaneously input to the first 4 stages of gate driving units 211, whether high or low.
It should be noted that, the limitation of each step in the present solution is not to be considered as limiting the sequence of steps on the premise of not affecting the implementation of the specific solution, and the steps written in the previous step may be executed before, may be executed after, or may even be executed simultaneously, so long as the implementation of the present solution is possible, all should be considered as falling within the protection scope of the present application.
It should be noted that, the inventive concept of the present application may form a very large number of embodiments, but the application documents have limited space and cannot be listed one by one, so that on the premise of no conflict, the above-described embodiments or technical features may be arbitrarily combined to form new embodiments, and after the embodiments or technical features are combined, the original technical effects will be enhanced.
The technical scheme of the application can be widely applied to driving circuits of various display panels, such as driving circuits of TN (Twisted Nematic) display panels, driving circuits of IPS (In-Plane Switching) display panels, driving circuits of VA (Vertical Alignment) display panels, driving circuits of MVA (Multi-Domain Vertical Alignment) display panels, and driving circuits of other types of display panels, such as driving circuits of OLED (Organic Light-Emitting Diode) display panels, and the scheme can be applied.
The foregoing is a further detailed description of the present application in connection with specific alternative embodiments, and it is not intended that the practice of the present application be limited to such descriptions. It should be understood that those skilled in the art to which the present application pertains may make several simple deductions or substitutions without departing from the spirit of the present application, and all such deductions or substitutions should be considered to be within the scope of the present application.
Claims (10)
1. The driving method of the display panel comprises a first control circuit, a second control circuit and a plurality of grid driving units, wherein the first control circuit controls the connection or disconnection of the output end of an n-th level grid driving unit and the input end of an n+m-th level grid driving unit, and the first control circuit controls the front m-level grid driving circuit to accept or not accept a frame start signal;
the second control circuit controls the connection or disconnection of the output end of the n-th stage gate driving unit and the input end of the n+2m-th stage gate driving unit, and the second control circuit controls the m+1th stage gate driving circuit to the 2m-th stage gate driving circuit to accept or not accept a frame start signal, and the driving method is characterized by comprising the following steps:
The method comprises the steps of obtaining refresh rate information of an Mth frame, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information; and
judging the refresh rate corresponding to the current clock signal, and controlling the first control circuit or the second control circuit to be switched on or off according to the judging result by the refresh rate control signal so that the display panel displays pictures at different refresh rates;
wherein m is a series, m and n are natural numbers greater than or equal to 1.
2. The driving method as claimed in claim 1, wherein the step of determining the refresh rate corresponding to the current clock signal and controlling the first control circuit or the second control circuit to be turned on or off according to the determination result so that the display panel displays the pictures at different refresh rates comprises:
judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the first control circuit to be conducted by the refresh rate control signal so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+m-th stage grid driving unit, inputting a frame start signal to the first m-stage grid driving circuit, controlling the second control circuit to be turned off, outputting a grid driving signal to a grid line corresponding to the display panel by the grid driving unit, and displaying pictures by the display panel at the first refresh rate; if the first refresh rate is the second refresh rate, the refresh rate control signal controls the second control circuit to be conducted so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+2m-th stage grid driving unit, a frame starting signal is input to the first 2 m-stage grid driving circuit, the first control circuit is controlled to be turned off, the grid driving unit outputs a grid driving signal to a grid line corresponding to the display panel, and the display panel displays pictures at the second refresh rate;
Wherein the first refresh rate has a value F1, and the second refresh rate has a value F2, 2f1=f2.
3. The driving method according to claim 1 or 2, wherein the display panel includes two clock signal line groups of the same number, the two clock signal line groups are respectively a first clock signal line group and a second clock signal line group, the first clock signal line group and the second clock signal line group each include a clock signal line, the gate driving units are divided into a plurality of groups, the number of each group of gate driving units is 2A, the input terminals of the first a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the first group of clock signals, the first input terminals of the second a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the first clock signal line group through a third control circuit, and the second input terminals of the second a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the second clock signal line group through a fourth control circuit;
the step of judging the refresh rate corresponding to the current clock signal, wherein the refresh rate control signal controls the first control circuit or the second control circuit to be switched on or off according to the judging result so that the display panel displays pictures at different refresh rates comprises the following steps:
Judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, controlling the third control circuit to be on, and the fourth control circuit to be off, wherein A clock signal lines in the first clock signal line group respectively output clock signals to the first A gate driving units of each group of gate driving units, and then output clock signals to the last A gate driving units of each group of gate driving units; if the refresh rate is the second refresh rate, the fourth control circuit is controlled to be turned on, the third control circuit is turned off, the A clock signal lines in the first clock signal line group output clock signals to the first A gate driving units of each group of gate driving units, and the A clock signal lines in the second clock signal line group output clock signals to the rear A gate driving units of each group of gate driving units;
wherein A is a natural number of 2 or more.
4. The driving method of claim 1, wherein the refresh rate control signal includes a first control signal and a second control signal, the first control circuit includes a plurality of first control switches, input terminals and output terminals of the first control switches are respectively connected to the output terminal of the n-th stage gate driving unit and the input terminal of the n+m-th stage gate driving unit, and control terminals of the first control switches are connected to the first control signal line to receive the first control signal;
The second control circuit comprises a plurality of second control switches and m frame signal input control switches, the input ends and the output ends of the second control switches are respectively connected with the output end of the n-th stage grid driving unit and the input end of the n+2m-th stage grid driving unit, frame signal input control switches control frame start signals to be input to the corresponding grid driving units, the control ends of the second control switches are connected to second control signal lines to receive second control signals;
the step of judging the refresh rate corresponding to the current clock signal, wherein the refresh rate control signal controls the first control circuit or the second control circuit to be turned on or off according to the judging result so that the display panel displays pictures at different refresh rates further comprises the following steps:
judging the refresh rate corresponding to the current clock signal, if the refresh rate is the first refresh rate, outputting a high level by a first control signal to control the first control switch to be turned on, so that the output end of an nth stage gate driving unit is communicated with the input end of an n+mth stage gate driving unit, inputting a frame start signal to a previous m stage gate driving circuit, outputting a low level by a second control signal to control the second control switch and a frame signal input switch to be turned off, outputting a gate driving signal to a gate line corresponding to a display panel by the gate driving unit, and displaying pictures by the display panel at the first refresh rate; if the first refresh rate is the second refresh rate, the second control signal outputs a high level to control the second control circuit to be conducted so that the output end of the n-th stage grid driving unit is communicated with the input end of the n+2m-th stage grid driving unit, the frame signal input switch is conducted, the frame start signal is input to the first 2 m-stage grid driving circuit, the first control signal outputs a low level to control the first control switch to be turned off, the grid driving unit outputs a grid driving signal to a grid line corresponding to the display panel, and the display panel displays pictures at the second refresh rate;
Wherein the first refresh rate has a value F1, and the second refresh rate has a value F2, 2f1=f2.
5. The driving method of claim 1, wherein the step of acquiring refresh rate information of the mth frame, and generating the refresh rate control signal, the clock signal, and the frame start signal according to the refresh rate information comprises:
the time sequence control module generates a clock signal and a frame start signal according to the refresh rate information;
the pulse widths of the clock signals and the frame start signals generated by the information with different refresh rates are different.
6. The driving method of claim 1, wherein the step of acquiring refresh rate information of the mth frame, and generating the refresh rate control signal, the clock signal, and the frame start signal according to the refresh rate information comprises:
and acquiring refresh rate information of at least two next frames when the current frame is displayed, and generating a refresh rate control signal, a clock signal and a frame start signal according to the refresh rate information of the next two frames.
7. The driving method of claim 3, wherein the display panel includes a third control signal line and a fourth control signal line, the third control signal line outputs a third control signal to control the third control circuit to be turned on when a refresh rate corresponding to the clock signal is a first refresh rate, the fourth control signal line outputs a fourth control signal to control the fourth control circuit to be turned off, each group of gate driving circuits is connected to the clock signal line of the first clock signal line group, the fourth control signal line outputs a fourth control signal to control the fourth control circuit to be turned on when the refresh rate corresponding to the clock signal is a second refresh rate, and the third control signal line outputs a third control signal to control the third control circuit to be turned off, and each group of gate driving circuits is connected to the clock signal line of the first clock signal line group and the clock signal line of the second clock signal line group.
8. A display panel driven by the driving method according to any one of claims 1 to 7, wherein the display panel comprises a first control circuit, a second control circuit and a plurality of gate driving units, the first control circuit controls the connection or disconnection of the output end of the n-th stage gate driving unit and the input end of the n+m-th stage gate driving unit, and the first control circuit controls the front m-stage gate driving circuit to accept or not accept a frame start signal; the second control circuit controls the connection or disconnection of the output end of the n-th stage gate driving unit and the input end of the n+2m-th stage gate driving unit, and the second control circuit controls the m+1th stage gate driving circuit to the 2m-th stage gate driving circuit to accept or not accept a frame start signal;
the display panel also comprises a time sequence control module and a refresh rate control signal generation module, wherein the refresh rate control signal generation module generates a refresh rate control signal according to refresh rate information, and the time sequence control module generates a clock signal and a frame start signal according to the refresh rate information; the grid driving unit generates a grid driving signal according to the clock signal and the frame starting signal and outputs the grid driving signal to the scanning lines of the display panel to drive the scanning lines to realize the picture display with different refresh rates.
9. The display panel according to claim 8, wherein the first control circuit includes a plurality of first control switches, the input and output terminals of the first control switches are respectively connected to the output terminal of the n-th stage gate driving unit and the input terminal of the n+m-th stage gate driving unit, and the control terminals of the first control switches are connected to the first control signal line to receive the first control signal;
the second control circuit comprises a plurality of second control switches and m frame signal input control switches, the input ends and the output ends of the second control switches are respectively connected with the output end of the n-th stage grid driving unit and the input end of the n+2m-th stage grid driving unit, frame signal input control switches control frame start signals to be input to the corresponding grid driving units, the control ends of the second control switches are connected to second control signal lines to receive second control signals;
the first control switch, the second control switch and the frame signal input control switch are all N-type MOS tubes with high-level conduction.
10. The display panel according to claim 9, wherein the display panel includes two clock signal line groups of the same number, the two clock signal line groups are respectively a first clock signal line group and a second clock signal line group, the first clock signal line group and the second clock signal line group each include a clock signal line, the gate driving units are divided into a plurality of groups, the number of each group of gate driving units is 2A, the input terminals of the first a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the first group of clock signals, the first input terminals of the latter a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the first clock signal line group through a third control circuit, and the second input terminals of the latter a gate driving units of each group of gate driving units are respectively connected to a clock signal line in the second clock signal line group through a fourth control circuit;
The third control circuit comprises a plurality of third control switches, the input ends and the output ends of the third control switches are respectively connected with the clock signal wire in the first clock signal wire group and the first input end of the grid driven unit, the control ends are connected with the third control signal wire to receive third control signals, the fourth control circuit comprises a plurality of fourth control switches, the input ends and the output ends of the fourth control switches are respectively connected with the clock signal wire in the second clock signal wire group and the second input end of the grid driven unit, and the control ends are connected with the fourth control signal wire to receive fourth control signals.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311774740.6A CN117456929B (en) | 2023-12-22 | 2023-12-22 | Display panel driving method and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311774740.6A CN117456929B (en) | 2023-12-22 | 2023-12-22 | Display panel driving method and display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117456929A CN117456929A (en) | 2024-01-26 |
| CN117456929B true CN117456929B (en) | 2024-03-19 |
Family
ID=89584054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311774740.6A Active CN117456929B (en) | 2023-12-22 | 2023-12-22 | Display panel driving method and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117456929B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104282270A (en) * | 2014-10-17 | 2015-01-14 | 京东方科技集团股份有限公司 | Gate drive circuit, displaying circuit, drive method and displaying device |
| KR20170105174A (en) * | 2016-03-08 | 2017-09-19 | 엘지디스플레이 주식회사 | Display device having touch sensors and gate driving circuit thereof |
| CN114067759A (en) * | 2020-07-31 | 2022-02-18 | 滁州惠科光电科技有限公司 | Grid driving circuit of display panel, driving method thereof and display device |
| CN116343666A (en) * | 2023-01-05 | 2023-06-27 | 京东方科技集团股份有限公司 | Display panel, driving method thereof and display device |
| CN116386558A (en) * | 2023-03-29 | 2023-07-04 | 长沙惠科光电有限公司 | Driving method and driving circuit of display device and display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110444138B (en) * | 2018-05-03 | 2023-04-11 | 瀚宇彩晶股份有限公司 | Grid driving circuit and display panel |
-
2023
- 2023-12-22 CN CN202311774740.6A patent/CN117456929B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104282270A (en) * | 2014-10-17 | 2015-01-14 | 京东方科技集团股份有限公司 | Gate drive circuit, displaying circuit, drive method and displaying device |
| KR20170105174A (en) * | 2016-03-08 | 2017-09-19 | 엘지디스플레이 주식회사 | Display device having touch sensors and gate driving circuit thereof |
| CN114067759A (en) * | 2020-07-31 | 2022-02-18 | 滁州惠科光电科技有限公司 | Grid driving circuit of display panel, driving method thereof and display device |
| CN116343666A (en) * | 2023-01-05 | 2023-06-27 | 京东方科技集团股份有限公司 | Display panel, driving method thereof and display device |
| CN116386558A (en) * | 2023-03-29 | 2023-07-04 | 长沙惠科光电有限公司 | Driving method and driving circuit of display device and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117456929A (en) | 2024-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10283038B2 (en) | Shift register unit and method for driving the same, gate drive circuit and display device | |
| US7508479B2 (en) | Liquid crystal display | |
| JP4425556B2 (en) | DRIVE DEVICE AND DISPLAY MODULE HAVING THE SAME | |
| CN100454441C (en) | Shift register and LCD device with same | |
| CN202443728U (en) | Shift register, gate driver and display device | |
| CN102446498B (en) | LCD (liquid crystal display) driving device and driving method | |
| US20060061535A1 (en) | Liquid crystal display device and method of driving the same | |
| US8576155B2 (en) | Source line driving circuit, active matrix type display device and method for driving the same | |
| US8872749B2 (en) | Display device | |
| KR20060090419A (en) | Gate driving method and gate driver and display device having the same | |
| US10748465B2 (en) | Gate drive circuit, display device and method for driving gate drive circuit | |
| CN101884062A (en) | Display device and method for driving display device | |
| JP2006106460A (en) | Electro-optical device, its driving method, and electronic appliance | |
| CN105206234B (en) | Shift register cell, grid drive method, circuit and gate drive apparatus | |
| CN116386558A (en) | Driving method and driving circuit of display device and display device | |
| CN108389540A (en) | Shift register cell, gate driving circuit and its driving method, display device | |
| KR20140067472A (en) | Liquid crystal display device | |
| JP3882795B2 (en) | Electro-optical device, driving method of electro-optical device, and electronic apparatus | |
| CN100570457C (en) | Gate drivers, electrooptical device, electronic equipment and driving method | |
| CN117456929B (en) | Display panel driving method and display panel | |
| CN117456966B (en) | Display panel driving method and display panel | |
| US20240212643A1 (en) | Display panel, driving method for the display panel and display device | |
| CN101620817B (en) | Drive method used for plane monitor and related drive device thereof | |
| CN109767716A (en) | A kind of array substrate, display device and driving method | |
| US20240071272A1 (en) | Display Panel Driving Method, Display Panel, and Display Apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |