CN117439379A - Multi-path power supply output voltage setting method, power-on and power-off control method and device - Google Patents

Multi-path power supply output voltage setting method, power-on and power-off control method and device Download PDF

Info

Publication number
CN117439379A
CN117439379A CN202311541003.1A CN202311541003A CN117439379A CN 117439379 A CN117439379 A CN 117439379A CN 202311541003 A CN202311541003 A CN 202311541003A CN 117439379 A CN117439379 A CN 117439379A
Authority
CN
China
Prior art keywords
power supply
power
target
gating
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311541003.1A
Other languages
Chinese (zh)
Inventor
朱时成
董丽颖
张瑞忠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Megarobo Technologies Co Ltd
Original Assignee
Megarobo Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Megarobo Technologies Co Ltd filed Critical Megarobo Technologies Co Ltd
Priority to CN202311541003.1A priority Critical patent/CN117439379A/en
Publication of CN117439379A publication Critical patent/CN117439379A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
    • H02M1/008—Plural converter units for generating at two or more independent and non-parallel outputs, e.g. systems with plural point of load switching regulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/36—Means for starting or stopping converters

Abstract

The embodiment of the application provides a multipath power supply output voltage setting method, a power-on and power-off control method and a device. The output voltage setting method includes: acquiring gating configuration information; according to the gating configuration information, determining whether the current power supply is a target power supply or not according to a preset control sequence of the multiple paths of power supplies; if the current power supply is determined to be the target power supply, outputting a corresponding gating control signal and a corresponding target voltage control signal according to gating configuration information so as to control the demultiplexer to gate the current target power supply, and disconnecting the current target power supply after the preset gating time; and the voltage retainer is used for still keeping the target voltage control signal input to the corresponding power supply after the preset gating time when the demultiplexer gates the current target power supply; if the power supply is determined to be the non-target power supply, after waiting for the preset gating time, switching the current power supply to the next power supply, and repeating the process. The scheme can effectively reduce the cost of the device.

Description

Multi-path power supply output voltage setting method, power-on and power-off control method and device
Technical Field
The present disclosure relates to the field of power control technologies, and in particular, to a method for setting output voltage of a multi-path power supply, a method for controlling power on and power off of the multi-path power supply, a device for setting output voltage of the multi-path power supply, a device for controlling power on and power off of the multi-path power supply, and an image signal generator.
Background
The programmable power supply is a power supply for setting an output voltage and/or an output current through external control, and is commonly used in devices requiring a high-precision standard signal source.
In related art, in some applications of multiple program-controlled power supplies, each power supply needs to use a high-precision voltage setting circuit to set the output of the corresponding power supply. The more the power supply paths of the programmable power supply are, the more voltage setting circuits are needed, and the overall design cost and the use cost are high.
Disclosure of Invention
The present application has been made in view of the above-described problems. The application provides a multi-path power supply output voltage setting method, a multi-path power supply power-on and power-off control method, a multi-path power supply output voltage setting device, a multi-path power supply power-on and power-off control device and an image signal generator.
According to an aspect of the present application, there is provided a method for setting output voltages of multiple power supplies, which is applied to a first controller in an output voltage setting device of multiple power supplies, the output voltage setting device further including a demultiplexer and a plurality of voltage holders corresponding to the multiple power supplies one by one; the output voltage setting method includes: acquiring gating configuration information; the gating configuration information is used for indicating the demultiplexer to select a connected target power supply from the multipath power supplies and controlling the configuration information of the output voltage of the target power supply; according to the gating configuration information, determining whether the current power supply is a target power supply or not according to a preset control sequence of the multiple paths of power supplies; if the current power supply is determined to be the target power supply, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply according to gating configuration information, and controlling a demultiplexer to gate the current target power supply according to the gating control signal, and disconnecting the current target power supply after the gating time is preset; and the voltage retainer is used for still keeping the target voltage control signal input to the target power supply corresponding to the current target power supply after the preset gating time; if the power supply is determined to be the non-target power supply, after waiting for the preset gating time, switching the current power supply to the next power supply according to the preset control sequence, and repeating the process.
Illustratively, determining whether the current power supply is the target power supply according to the gating configuration information and the preset control sequence of the multiple power supplies in sequence includes: and according to the gating configuration information, determining whether the current power supply is a target power supply or not in turn according to a preset control sequence of the multipath power supplies.
Illustratively, the gating configuration information includes power gating information in one-to-one correspondence with the multiple power supplies; determining whether the current power supply is a target power supply specifically comprises: judging whether the current power supply is a target power supply or not according to the power gating information; when the current power supply is a target power supply, outputting an effective gating control signal corresponding to the current target power supply, generating and outputting an effective target voltage control signal corresponding to the current target power supply, controlling the demultiplexer to gate the current target power supply according to the effective gating control signal, and outputting the effective target voltage control signal to a voltage retainer corresponding to the current target power supply when the demultiplexer gates the current target power supply; when the current power supply is a non-target power supply, outputting an invalid gating control signal corresponding to the current non-target power supply, and controlling the demultiplexer to be in an ungated state according to the invalid gating control signal.
Illustratively, the preset strobe time corresponding to each of the multiple power supplies is the same.
Illustratively, the first controller is a hardware programmable logic device, and a state machine of the hardware programmable logic device has power control states corresponding to multiple paths of power sources one by one; if the power supply is determined to be the target power supply, the state machine starts timing in a power supply control state corresponding to the current target power supply, and generates a target voltage control signal corresponding to the current power supply according to the gating configuration information; outputting a gating control signal for gating the current power supply to the demultiplexer according to gating configuration information when the timing duration reaches a first time duration threshold; when the timing duration reaches a second duration threshold, outputting a gating control signal for disconnecting the current power supply to the demultiplexer according to gating configuration information, and controlling the demultiplexer to disconnect the current power supply; the second duration threshold value is equal to the sum of the first duration threshold value and the preset gating time of the current power supply; when the timing time length reaches a third time length threshold value, switching the state of the state machine to a power control state corresponding to the next power supply of the current power supply according to a preset control sequence of multiple power supplies; the second time length threshold is larger than the first time length threshold, and the third time length threshold is larger than the second time length threshold; if the power supply is determined to be the non-target power supply, starting timing when the state machine is in a power supply control state corresponding to the current non-target power supply, and switching the state of the state machine to a power supply control state corresponding to the next power supply of the current power supply according to a preset control sequence of the multiple power supplies when the timing time reaches a third time threshold.
Illustratively, the states of the state machine further include a power on state and a power off state; according to the gating configuration information, before determining whether the current power supply is the target power supply according to the preset control sequence of the multiple power supplies in sequence, the method further comprises the steps of: judging whether the multipath power supply comprises a target power supply or not based on gating configuration information when the state machine is in a power supply on state; if yes, switching the state of the state machine to a power control state corresponding to the first power supply; the first power supply is a power supply which is positioned at the first position in a preset control sequence in the multipath power supplies; if not, the state of the state machine is switched to the power-off state.
According to another aspect of the present application, a method for powering up and powering down a multi-path power supply is provided, including the following power-up steps: acquiring power-on indication information; when the power-on indication information is valid, the method for setting the output voltage of the multi-path power supply is adopted, and at least one path of power supply in the multi-path power supply is used as a target power supply to set the output voltage; and sequentially starting an output switch between each path of target power supply and the load according to the power-on time sequence of at least one path of target power supply so as to power on the load.
Illustratively, the method further comprises the following power-on steps: acquiring power-down indication information; when the power-down indication information is effective, the output switch between each path of target power supply and the load is turned off in turn according to the power-down time sequence of at least one path of target power supply which is powered on, so as to power down the load.
Illustratively, when the above method for setting the output voltages of the multiple power supplies is adopted and at least one power supply of the multiple power supplies is used as the target power supply, determining whether the multiple power supplies include the target power supply based on the gating configuration information includes: when the state machine is in a power-on state, judging whether current power-on indication information is valid or not; if yes, judging whether the multi-path power supply comprises a target power supply or not based on gating configuration information; if not, the state of the state machine is switched to the power-off state.
Illustratively, the state of the state machine further comprises an idle state; before judging whether the current power-on indication information is valid or not when the state machine is in the power-on state, the method further comprises: when the state machine is in an idle state, judging whether the current power-on indication information is valid or not, and judging whether the multi-path power supply comprises a target power supply or not based on gating configuration information; if the current power-on indication information is valid and the multi-path power supply comprises a target power supply, the state of the state machine is switched to a power-on state, otherwise, the state of the state machine is switched to a power-off state.
Illustratively, when the above method for setting the output voltages of multiple power supplies is adopted, the state of the state machine further includes a power on state and a power off state when at least one power supply of the multiple power supplies is used as a target power supply; the method further comprises the steps of: when the state of the state machine is in a power control state corresponding to any power supply in the multiple power supplies, judging whether current power-on indication information is valid or not, and judging whether the multiple power supplies comprise a target power supply or not based on gating configuration information; if the current power-on indication information is invalid or the target power supply is not included in the multi-path power supply, switching the state of the state machine into a power-off state; or when the state of the state machine is in a power control state corresponding to any power supply, judging whether the current power-down indication information is valid; and if the current power-down indication information is valid, switching the state of the state machine into a power-off state.
According to still another aspect of the present application, there is provided a multi-path power supply output voltage setting apparatus, including a first controller, a demultiplexer, and a plurality of voltage holders in one-to-one correspondence with the multi-path power supplies; the output end of each voltage retainer is connected with the feedback end of the corresponding power supply; the multipath output ends of the multipath distributor are connected with the input ends of the voltage holders in a one-to-one correspondence manner; the first controller is used for respectively executing the following control operations on the multiple power supplies according to the preset control sequence of the multiple power supplies: acquiring gating configuration information; the gating configuration information is used for indicating the demultiplexer to select a connected target power supply from the multipath power supplies and controlling the configuration information of the output voltage of the target power supply; according to the gating configuration information, determining whether the current power supply is a target power supply or not according to a preset control sequence of the multiple paths of power supplies; if the current power supply is determined to be the target power supply, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply according to gating configuration information, and controlling a demultiplexer to gate the current target power supply according to the gating control signal, and disconnecting the current target power supply after the gating time is preset; and the voltage retainer is used for still keeping the target voltage control signal input to the target power supply corresponding to the current target power supply after the preset gating time; if the power supply is determined to be the non-target power supply, after waiting for the preset gating time, switching the current power supply to the next power supply according to the preset control sequence, and repeating the process.
According to still another aspect of the present application, there is provided a multi-path power supply power-on/power-off control device, including the multi-path power supply output voltage setting device and a second controller, where the second controller is configured to perform the following control operations: acquiring power-on indication information; when the power-on indication information is valid, the method for setting the output voltage of the multi-path power supply is adopted, and at least one path of power supply in the multi-path power supply is used as a target power supply to set the output voltage; and sequentially starting an output switch between each path of target power supply and the load according to the power-on time sequence of at least one path of target power supply so as to power on the load.
According to still another aspect of the present application, there is provided an image signal generator including a plurality of power supplies and the above-mentioned power supply power-on/power-off control device.
According to the technical scheme, whether the current power supply is the target power supply or not is sequentially determined according to the gating configuration information and the preset control sequence of the multipath power supplies. When the current power supply is a target power supply, the gate control signal is utilized to control the demultiplexer to be communicated with the current target power supply, and a corresponding target voltage control signal is transmitted to the current target power supply; after the demultiplexer is disconnected from the voltage holders corresponding to the target power supply, the voltage holders corresponding to the target power supply are used for holding the input of the corresponding target voltage control signals to the corresponding target power supply, so that the output voltage setting of the multipath power supply can be realized by using only a small number of circuit components (such as a single first controller and demultiplexer). The scheme can effectively reduce the design cost and the use cost of the output voltage setting device of the multi-path power supply.
Drawings
The foregoing and other objects, features and advantages of the present application will become more apparent from the following more particular description of embodiments of the present application, as illustrated in the accompanying drawings. The accompanying drawings are included to provide a further understanding of embodiments of the application and are incorporated in and constitute a part of this specification, illustrate the application and not constitute a limitation to the application. In the drawings, like reference numerals generally refer to like parts or steps.
FIG. 1 shows a schematic block diagram of a multi-channel power-on and power-off control device according to one embodiment of the present application;
FIG. 2 illustrates a schematic diagram of a multiplexed power supply output voltage setting, according to one specific embodiment of the present application;
FIG. 3 shows a schematic flow chart of a method of setting a multi-channel power supply output voltage according to one embodiment of the present application;
FIG. 4 shows a schematic block diagram of a multiple power supply output voltage setting device according to one specific embodiment of the present application;
FIG. 5 shows a schematic flow chart of a multi-channel power-on and power-off control method according to one embodiment of the present application; and
fig. 6 shows a state switching diagram of a state machine according to one embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, exemplary embodiments according to the present application will be described in detail below with reference to the accompanying drawings. It should be apparent that the described embodiments are only some of the embodiments of the present application and not all of the embodiments of the present application, and it should be understood that the present application is not limited by the example embodiments described herein. Based on the embodiments of the present application described herein, all other embodiments that may be made by one skilled in the art without the exercise of inventive faculty are intended to fall within the scope of protection of the present application.
The programmable power supply is widely applied to equipment requiring a high-precision standard signal source. In the related art, in some applications of multiple program-controlled power supplies, each power supply needs to use a high-precision power-up and power-down control circuit to control the output of the corresponding power supply, where the power-up and power-down control circuit includes an output voltage setting circuit. The more power supply paths of the programmable power supply, the more output voltage setting circuits are needed, and therefore, the overall design cost and the use cost of the circuits are high. Therefore, the application provides a multi-path power supply output voltage setting method, a multi-path power supply and power supply control method, a multi-path power supply output voltage setting device, a multi-path power supply and power supply control device and an image signal generator, so as to solve the technical problems.
For convenience of description and understanding, an exemplary structure of the power-on/off control device for the multi-channel power supply will be described with reference to fig. 1. Fig. 1 shows a schematic block diagram of a multi-channel power-on and power-off control device according to one embodiment of the present application. As shown in fig. 1, the multi-power supply power-on/power-off control device 100 includes a multi-power supply output voltage setting device 110 and an output switch 120 for each power supply. The output switch 120 of each power supply is connected in series between the power supply 200 corresponding to the output switch 120 and the corresponding load 300 to control whether the voltage output by the power supply 200 is actually and effectively output to the corresponding load. For simplicity, only 1 of the power supplies 200, 1 output switch 120, and one load 300 are identified in fig. 1. It should be noted that the structure of the apparatus shown in fig. 1 is merely an example and is not limited to the present application, and the structure of the multi-power supply power-on/power-off control apparatus is not limited to the structure shown in fig. 1. For example, the number of power supplies shown in fig. 1 may be other numbers, and specifically, for example, the number of power supplies may be 2, 3, 4, or the like.
In order to facilitate further understanding of the technical solutions of the present application, before describing the specific solutions provided in the present application, related concepts related to the present application are introduced. The specific description is as follows 1-4.
1. In a multi-path power supply application, one or at least two of the power supplies 200 may supply power to a load 300, such as a panel under test, to operate the load 300. For example, when the load 300 is a panel under test, power may be supplied to the panel under test to illuminate the panel under test. When at least two power supplies 200 in the multiple power supplies 200 supply power to the corresponding loads 300 at the same time, the power supply starting time of at least two power supplies 200 may be the same time or have a certain delay. Taking the multi-path power supply 200 as two paths of power supplies 200 as an example, after a preset time when one path of power supply 200 starts to supply power to the corresponding load 300, the other path of power supply 200 can be controlled to supply power to the corresponding load 300. The preset time may be set as needed. For example, 10ms, 20ms, 30ms, etc. are possible.
2. In the application of the multi-path programmable power supply, an output switch 120 may be disposed on a connection channel between each power supply 200 and the corresponding load 300, so as to control whether the voltage output by the power supply 200 is actually and effectively output to the corresponding load 300. When the output switch 120 is turned on, the output voltage of the power supply 200 may be loaded to the corresponding load 300 through the output switch 120 (i.e., the voltage output by the power supply 200 may be actually and effectively output to the corresponding load 300); when the output switch 120 is turned off, the output voltage of the power supply 200 cannot be applied to the corresponding load 300 (i.e., the voltage output by the power supply 200 cannot be effectively and effectively output to the corresponding load 300).
3. Herein, the multiple power supply output voltage setting device 110 is used for setting respective output voltages of the multiple power supplies 200. Thus, the power-up procedure referred to hereinafter is referred to as: the output voltage of each power supply 200 is set by the multi-path power supply output voltage setting device 110, and then the corresponding load 300 is powered by controlling the output switch 120 to be turned on. For example, the power-up process may be: the output switch 120 corresponding to the 2 nd power supply 200 is controlled to be turned on, and after delay is 5ms, the output switch 120 corresponding to the 4 th power supply 200 is controlled to be turned on. In this example, the power-up timing refers to a delay of 5ms between the 2 nd power supply 200 and the 4 th power supply 200.
4. The power-down process referred to hereinafter is referred to as: after a period of time passes after power-up, the powered multi-path power supply 200 is controlled to stop supplying power to the load 300, i.e., the output switches 120 of all the powered power supplies 200 are controlled to be turned off. If the power-up process is that at least two power supplies 200 are powered up, the at least two power supplies 200 may be powered down simultaneously or may have a certain delay time. Taking the powered-on power supply 200 as the 2 nd power supply 200 and the 4 th power supply 200 as an example to describe the power-down process, if the power-down time sequence is that the 4 th power supply 200 is powered down first, the 2 nd power supply 200 is powered down after time delay of 10ms, the power-down process is as follows: and controlling the 4 th power supply 200 to be powered down, and controlling the 2 nd power supply 200 to be powered down after the delay time is 10 ms.
According to one aspect of the present application, there is provided a multiple power supply output voltage setting method applied to a first controller in a multiple power supply output voltage setting apparatus. The output voltage setting device also comprises a demultiplexer and a plurality of voltage holders which are in one-to-one correspondence with the multipath power supplies.
For convenience of description and understanding, an exemplary structure of the multi-path power output voltage setting device is described taking the structure of the multi-path power output voltage setting device 110 shown in fig. 1 as an example. As shown in fig. 1, the multi-channel power output voltage setting device 110 includes a first controller 113, a demultiplexer 111, and a plurality of voltage holders 112 in one-to-one correspondence with the multi-channel power sources 200. In the embodiment shown in fig. 1, the output of each voltage retainer 112 is connected to the feedback of the corresponding power supply 200. In fig. 1, an 8-way power supply 200 is shown, along with the corresponding 8 voltage holders 112. For simplicity, only 1 of which voltage holders 112 are identified in fig. 1. It should be noted that the configuration of the apparatus shown in fig. 1 is merely an example and is not limiting to the present application, and the multi-channel power output voltage setting apparatus is not limited to the configuration shown in fig. 1. For example, the number of demultiplexers shown in fig. 1 may be two or more.
Illustratively, the first controller may include any suitable processing device having data processing capabilities and/or instruction execution capabilities. For example, the first controller may be implemented using one or a combination of several of a Programmable Logic Controller (PLC), a Digital Signal Processor (DSP), a Field Programmable Gate Array (FPGA), a Programmable Logic Array (PLA), a Central Processing Unit (CPU), an Application Specific Integrated Circuit (ASIC), a Micro Control Unit (MCU), and other forms of processing units. Specifically, for example, the implementation may be implemented using a hardware programmable logic control module as shown below; of course, the first controller may also be a SOC chip, including both an embedded software (PS) portion and a programmable logic device (PL) portion.
Alternatively, each power supply of the multiple power supplies may be any type of power supply, such as an integrated circuit power supply (VDD), an input/output port power supply (VDDIO) of a chip, a touch circuit power supply (TPVDD), an input/output port power supply (TPVDDIO) of a touch circuit, a display positive power supply (ELVDD), a display negative power supply (ELVSS), a high voltage power supply (VGH), a high voltage power supply (VGL), a direct current power supply (VBL), a linear voltage-stabilized power supply (TP 5), and the like. The types of any two power supplies in the multi-path power supply can be the same or different.
Alternatively, the number of outputs of the demultiplexer may be determined based on the number of multiplexed power supplies. For example, when the number of the multiple power supplies is 4, a demultiplexer whose number of outputs is 4 may be selected. When the number of the multiple power supplies is 8, a demultiplexer whose number of output terminals is 8 may be selected. Alternatively, the number of outputs of the demultiplexer may be greater than the number of multiplexed power supplies. For example, when the number of the multiple power supplies is 6, a demultiplexer whose number of outputs is 8 may be selected. In this embodiment, the 1 st to 6 th outputs of the demultiplexer may correspond to 6 power supplies, respectively. The outputs of the corresponding multiple power supplies may be referred to as active outputs (in this case, the 1 st to 6 th outputs are active outputs) and the other outputs may be referred to as inactive outputs (in this case, the 7 th to 8 th outputs are inactive outputs). The outputs shown herein are all valid outputs.
Alternatively, the voltage keeper may be any voltage keeper that is capable of achieving voltage retention, either existing or future developed. Illustratively, the voltage retainer may include an operational amplifier and some electronic components, such as resistors, capacitors, etc., that cooperate with the operational amplifier to effect voltage retention. Fig. 2 shows a schematic diagram of a multi-channel power supply output voltage arrangement according to one specific embodiment of the present application. In the embodiment shown in fig. 2, the number of the multiple power supplies is 4, the output of the demultiplexer is 4, and the number of the voltage holders is 4 correspondingly. For simplicity, fig. 2 shows only a single voltage retainer as an example. As shown in fig. 2, the controller is connected to the demultiplexer, and a plurality of output terminals of the demultiplexer are respectively connected to the corresponding voltage holders. The voltage holder comprises a charging module consisting of a resistor R1 and a capacitor C1 and an operational amplifier U1. The first end of the resistor R1 is connected with the multiplexing output end of the demultiplexer, and the second end of the resistor R1 is connected with the first input end of the operational amplifier U1. The first end of the capacitor C1 is connected with the second end of the resistor R1, and the second end of the capacitor C1 is grounded. The output of the operational amplifier U1 is connected to the feedback of a corresponding power supply (not shown). Meanwhile, the output end of the operational amplifier U1 is also connected with the second input end of the operational amplifier U1 to form feedback regulation, so that the target voltage control signal can be stably output.
Fig. 3 shows a schematic flow chart of a method of setting the output voltage of a multi-channel power supply according to one embodiment of the present application. As shown in fig. 3, the output voltage setting method 300 may include the following steps S310, S320, S330, and S340.
In step S310, gating configuration information is acquired; the strobe configuration information is configured to instruct the demultiplexer to select a connected target power supply among the plurality of power supplies and to control the output voltage of the target power supply.
Alternatively, the gating configuration information may be sent to the first controller by the host computer. In the embodiment where the first controller is an SOC chip, acquiring the gating configuration information includes: the upper computer transmits the gating configuration information to the PS of the first controller, and the PS configures the gating configuration information into the PL.
The target power supply is a power supply to be controlled selected from the multipath power supplies. In some embodiments, it may be desirable to set each output voltage in a multiple power supply. At this time, each power supply in the multiple power supplies is a target power supply. In other embodiments, it may only be necessary to select the output voltage of a portion of the power supplies among the multiple power supplies for setting. At this time, each selected power to be controlled in the multiple power supplies is the target power supply.
The gating configuration information may be set as desired. Taking a multi-path power supply as a four-path power supply as an example, the gating configuration information may include gating indication information for indicating whether each of the four-path power supplies is gated. In some embodiments, the gating state of each power supply in the gating indication information may be represented by "0" and "1". Where "0" indicates that the corresponding power source is not gated (i.e., the power source is not the target power source) and "1" indicates that the corresponding power source is gated (i.e., the power source is the target power source). For convenience of description, in this embodiment, the gating states corresponding to the power supplies may be sequentially indicated in the order of the 1 st power supply, the 2 nd power supply, the 3 rd power supply, and the 4 th power supply. When the four power supplies are all target power supplies, the gating indication information may be [1, 1]. When only the 3 rd power supply of the four power supplies is the target power supply, the gating indication information may be [0, 1,0]. In a specific embodiment, the first controller may include a strobe register in which bits (bits) corresponding to each of the multiple power supplies may be stored. The gating state of each power supply in the gating indication information is respectively represented by the value of each bit. Where a corresponding power supply may be ungated by a "0" and a "1" indicates that a corresponding power supply is gated. In this embodiment, the setting of the strobe configuration information may be achieved by controlling the value of each bit in the strobe register.
In step S320, according to the gating configuration information, it is sequentially determined whether the current power supply is the target power supply according to the preset control sequence of the multiple power supplies.
The preset control sequence represents the control sequence of all power supplies in the multi-path power supply. The sequence may be adjusted as desired. Taking the multi-path power supply as four paths of power supplies as an example, the preset control sequence can be sequentially a 3 rd path of power supply, a 4 th path of power supply, a 2 nd path of power supply and a 1 st path of power supply, or can be a 1 st path of power supply, a 2 nd path of power supply, a 3 rd path of power supply and a 4 th path of power supply. The above sequence is only an example, and the preset control sequence may be other sequences, for example, the preset control sequence may be the 2 nd power, the 3 rd power, the 4 th power, and the 1 st power. The names of the 1 st power supply, the 2 nd power supply, the 3 rd power supply and the 4 th power supply are only used for distinguishing different power supplies, and are not used for limiting the preset control sequence of the power supplies.
In some embodiments, when a positive power source and a negative power source are included in the multiple power sources, the preset control sequence may be adjusted according to the polarity of the power sources. For example, all positive power supplies may be sequentially used as the current power supply, and then all negative power supplies may be sequentially used as the current power supply. For another example, all negative power supplies may be sequentially used as the current power supply, and then all positive power supplies may be sequentially used as the current power supply. For another example, the positive power supply and the negative power supply may be alternately used as the current power supply.
After the gating configuration information is obtained, whether the current power supply is the target power supply or not can be sequentially determined according to the preset control sequence of the multipath power supplies. The determination will be described by taking four power supplies as an example. In this embodiment, the preset control sequence is the 3 rd power supply, the 4 th power supply, the 2 nd power supply, and the 1 st power supply in order. The gating indication information in the gating configuration information is [0,1,0,1], namely, the 1 st path power supply and the 4 th path power supply are target power supplies, and the 2 nd path power supply and the 3 rd path power supply are not target power supplies. When determining whether the current power supply is the target power supply according to the preset control sequence of the multiple power supplies, firstly, determining whether the 3 rd power supply is the target power supply. According to the gating indication information, the bit corresponding to the 3 rd power supply is 0, so that the 3 rd power supply can be determined not to be the target power supply. Then, it is determined whether the 4 th power supply is the target power supply. According to the gating indication information, the bit corresponding to the 4 th power supply is 1, so that the 4 th power supply can be determined to be the target power supply. Next, it is determined whether the 2 nd power supply is the target power supply. According to the gating indication information, the bit corresponding to the 2 nd power supply is 0, so that the 2 nd power supply can be determined not to be the target power supply. Finally, it is determined whether the 1 st power supply is the target power supply. According to the gating indication information, the bit corresponding to the 1 st path power supply is 1, so that the 1 st path power supply can be determined to be the target power supply.
After determining whether the current power supply is the target power supply, step S330 and step S340 may be selectively performed according to the determination result. Specific steps are described below.
In step S330, if the power supply is determined to be the target power supply, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply according to the gating configuration information, so as to control the demultiplexer to gate the current target power supply according to the gating control signal, and disconnecting the current target power supply after a preset gating time; and the voltage retainer is used for still keeping the target voltage control signal input to the target power supply corresponding to the current target power supply after the preset gating time.
In this context, a demultiplexer gates a current target power supply, meaning that a selection terminal within the demultiplexer selects to communicate with an output terminal of the demultiplexer connected to a voltage holder corresponding to the current target power supply, such that an input terminal of the demultiplexer is connected to the output terminal, and a voltage control signal input from the input terminal of the demultiplexer is input from the output terminal to the voltage holder of the current target power supply. Taking fig. 1 as an example, when the current power source is a target power source, the demultiplexer 111 may communicate with the voltage keeper 112 corresponding to the current power source and output a corresponding target voltage control signal to the voltage keeper 112, where the target voltage control signal is input to the feedback end of the current target power source 200 through the voltage keeper 112 to set the voltage output by the current target power source as the target voltage.
The gating control signal can control gating of the selection terminal and the multiplexing output terminal in the demultiplexer, and the multiplexing output terminals of the demultiplexer are connected with the multiplexing power supplies in a one-to-one correspondence. In some embodiments, the strobe control signal may be represented by a digital signal of a multi-bit binary number. In one embodiment, the number of the multiple power supplies is 4, and the demultiplexer includes output terminals corresponding to the 4 power supplies one by one. The strobe control signal is composed of 2bit bits. The correspondence of each gate control signal to the target power supply is shown in table 1.
TABLE 1 correspondence table of gating control signals and multiple power supplies
Gating control signal Multiple power supply communicating with multiple distributor
00 No. 1 power supply
01 2 nd path power supply
10 3 rd power supply
11 4 th power supply
As shown in table 1, when the on control signal is "00", the demultiplexer is in communication with the 1 st power supply. When the gating control signal is '01', the demultiplexer is communicated with the 2 nd path of power supply. When the gating control signal is 10, the demultiplexer is communicated with the 3 rd power supply. When the gating control signal is 11, the demultiplexer is communicated with the 4 th power supply. The above-described manner of representation of the strobe control signal is merely an example, and the strobe control signal may also be represented by a manner such as multi-bit value combination in which multi-bit values are in one-to-one correspondence with the multiple power supplies. For example, the 4-way power supply gating state may be represented by a 4-bit value, where the 4-bit value corresponds to the 4-way power supply one by one. Each digit may be represented by a "0" indicating disconnection from the corresponding power source and a "1" indicating communication with the corresponding power source. Specifically, for example, the demultiplexer may be denoted as "0001" in communication with the 4 th power supply. It will be appreciated that the demultiplexer is only able to communicate one power source at a time, and therefore only one target power source is present at a time. When the 4-bit value is used to represent the 4-way power-on state, the number of "1" s in the 4-bit value may be only one at most.
Alternatively, the voltage keeper may be any voltage keeper that is capable of achieving voltage retention, either existing or future developed. Illustratively, the voltage retainer may include an operational amplifier and some electronic components, such as resistors, capacitors, etc., that cooperate with the operational amplifier to effect voltage retention. The voltage holders may maintain a constant target voltage output to the corresponding target power supply while continuing to maintain the output of the corresponding target voltage control signal to the corresponding target power supply when the demultiplexer is disconnected from the voltage holders. Thus, after the demultiplexer is disconnected from the current target power supply after the preset gating time, the corresponding voltage keeper can still keep inputting the corresponding target voltage control signal to the target power supply so as to continuously control the output voltage and/or the output current of the target power supply.
The preset strobe time indicates a duration of communication of the demultiplexer with the current power supply when the current power supply is the target power supply. It can be appreciated that each of the multiple power supplies may be respectively associated with a preset strobe time. For any one power supply in the multiple power supplies, when the power supply is a target power supply, the preset gating time corresponding to the power supply can be determined according to gating configuration information. The preset gating times corresponding to different power supplies when the power supplies are used as target power supplies can be the same or different. For example, the preset gating times corresponding to the multiple power supplies may be the same. The arrangement is beneficial to the stability of the whole control process of the device and the simplification of the development of control logic.
Taking fig. 1 as an example, the transmission process of the target voltage control signal in the preset gating time is described, and for the current target power supply, in the corresponding preset gating time, the target voltage control signal corresponding to the current target power supply output by the first controller 113 is input to the feedback end of the current target power supply through the demultiplexer 111 and the corresponding voltage retainer 112. At this time, the demultiplexer 111 and the voltage holder 112 corresponding to the current target power source can be regarded as one path.
Optionally, the voltage keeper may include a charging module, the preset strobe time may be determined according to a charging time of the voltage keeper, an input end of the charging module is connected to a corresponding output end of the multiple output ends of the multiple output units, and an output end of the charging module is connected to a feedback end of a corresponding power supply. The preset gating time corresponding to each path of target power supply is not smaller than the charging time of the charging module corresponding to the target power supply. It is understood that the charging time of the charging module represents the time required for the charging module to charge to the target voltage control signal. The charging module may be any charging circuit, existing or developed in the future. For example, in the embodiment shown in fig. 2, the charging module is a resistor-capacitor circuit (RC circuit) composed of R1 and C1. In some embodiments, for each target power source, when the demultiplexer communicates with the voltage keeper corresponding to the target power source and inputs a corresponding target voltage control signal to the voltage keeper corresponding to the target power source, the charging module of the voltage keeper corresponding to the target power source begins to charge. When the demultiplexer is disconnected from the voltage holder corresponding to the target power supply, the charging module stops charging and outputs a corresponding target voltage control signal to the target power supply, so that the target power supply can continue to output a desired voltage and/or a desired current based on the control of the target voltage control signal. In some embodiments, the preset strobe time corresponding to each target power supply is equal to the charging time of the charging module corresponding to the target power supply. In this technical scheme, after the charging module corresponding to the current target power supply is charged, the next power supply can be switched to, i.e. the next power supply is used as the target power supply, and the step S320 is executed in a return manner. According to the scheme, the preset gating time corresponding to each path of target power supply is controlled not to be smaller than the charging time of the charging module corresponding to the target power supply, so that the charging completion of the charging module is guaranteed, and the voltage retainer can continuously output a corresponding target voltage control signal to the target power supply after the demultiplexer is disconnected from the voltage retainer corresponding to the current target power supply, and continuous control of the target power supply can be achieved.
Alternatively, after the connection with the current target power supply is disconnected after the preset gating time, the current power supply may be switched to the next power supply according to the preset control sequence, and the step S320 may be executed in a return manner. If the next power source is the target power source, step S330 may be executed again, otherwise, step S340 is executed.
As described above, after the demultiplexer is disconnected from the current target power source, the voltage holder corresponding to the target power source may still input the corresponding target voltage control signal into the target power source. Based on this, the output voltage of each target power supply in the multiple power supplies can be set in turn according to the gate configuration information.
In step S340, if it is determined that the power is not the target power, after waiting for the preset gating time, the current power is switched to the next power according to the preset control sequence, and the above procedure is repeated. Repeating the above-described process may include repeating step S320 and selectively performing step S330 or S340 according to the result of step S320.
As described above, each of the multiple power supplies may be respectively corresponding to a preset strobe time. Optionally, when the current power supply is the non-target power supply, after waiting for the preset gating time corresponding to the power supply, the next power supply in the preset control sequence is taken as the current power supply, and the step S320 is executed in a return manner.
Taking the embodiment shown in table 1 as an example, the target power source may be a 1 st power source, a 2 nd power source and a 4 th power source in four power sources, and the preset control sequence may be a 1 st power source, a 3 rd power source, a 2 nd power source and a 4 th power source in turn. First, it is determined whether the 1 st power supply is the target power supply. According to the gating indication information, the 1 st path power supply is a target power supply, and at this time, a gating control signal '00' corresponding to the 1 st path power supply may be outputted according to the gating configuration information to control the demultiplexer to gate the 1 st path power supply, and a target voltage control signal may be outputted to the 1 st path power supply. And after the preset gating time corresponding to the 1 st path of power supply, controlling the demultiplexer to disconnect the power supply from the 1 st path of power supply. And after the connection with the 1 st power supply is disconnected, taking the 3 rd power supply as the current power supply, and determining whether the 3 rd power supply is the target power supply. According to the gating indication information, the 3 rd power supply is not the target power supply. At this time, it is possible to wait for a preset gate time corresponding to the 3 rd power supply (while waiting, the gate control signal and the target voltage control signal are not output to the demultiplexer, or the invalid gate control signal and the invalid target voltage control signal are output to the demultiplexer), take the next power supply (i.e., the 2 nd power supply) as the current power supply, and determine whether the 2 nd power supply is the target power supply. According to the gating indication information, the 2 nd power supply is a target power supply, and at this time, a gating control signal "01" corresponding to the 2 nd power supply may be output according to the gating configuration information to control the demultiplexer to gate the 2 nd power supply, and a target voltage control signal may be output to the 2 nd power supply. And after the preset gating time corresponding to the 2 nd path of power supply, controlling the demultiplexer to disconnect the 2 nd path of power supply. After the connection with the 2 nd power supply is disconnected, the 4 th power supply can be used as the current power supply, and whether the 4 th power supply is the target power supply or not is judged. According to the gating indication information, the 4 th power supply is a target power supply, and at this time, a gating control signal '11' corresponding to the 4 th power supply may be outputted according to the gating configuration information to control the demultiplexer to gate the 4 th power supply, and a target voltage control signal may be outputted to the 4 th power supply. And after the preset gating time corresponding to the 4 th power supply, controlling the demultiplexer to disconnect the 4 th power supply.
In the above technical solution, according to the gating configuration information and according to a preset control sequence of the multiple power supplies, whether the current power supply is the target power supply is sequentially determined. When the current power supply is a target power supply, the gate control signal is utilized to control the demultiplexer to be communicated with the current target power supply, and a corresponding target voltage control signal is transmitted to the current target power supply; after the demultiplexer is disconnected from the voltage holders corresponding to the target power supply, the voltage holders corresponding to the target power supply are used for holding the input of the corresponding target voltage control signals to the corresponding target power supply, so that the output voltage setting of the multipath power supply can be realized by using only a small number of circuit components (such as a single first controller and demultiplexer). The scheme can effectively reduce the design cost and the use cost of the output voltage setting device of the multi-path power supply.
Illustratively, determining whether the current power supply is the target power supply according to the gating configuration information and the preset control sequence of the multiple power supplies in sequence may include the following steps: and according to the gating configuration information, determining whether the current power supply is a target power supply or not in turn according to a preset control sequence of the multipath power supplies.
It can be understood that, whether the current power supply is the target power supply is determined in turn according to the preset control sequence of the multiple power supplies in a circulating manner, which means that after determining whether the last power supply in the preset control sequence is the target power supply, the first power supply in the preset control sequence can be continuously used as the current power supply, and the step S320 is executed in a return manner. Alternatively, each cycle may be referred to as a cycle period. In this embodiment, whether the current power supply is the target power supply is determined in turn according to the preset control sequence of the multiple power supplies in a cyclic manner, and whether the current power supply is the target power supply may be determined in turn according to the preset control sequence of the multiple power supplies in a cyclic manner. The length of each cycle period is the sum of the preset gating time corresponding to each power supply in the multiple power supplies. In some embodiments, the number of power supplies in the multiple power supplies is n, and the preset gating time corresponding to each power supply is t. The duration T of one cycle period may be expressed as t=n×t.
As described above, the voltage keeper may keep the target voltage control signal input to the corresponding target power supply after the current power supply is switched to the next power supply. It will be appreciated that, in the above-described process of inputting the target voltage control signal to the corresponding target power supply by the voltage keeper, if the target power supply is operated for a long time, the voltage of the voltage keeper may be partially attenuated due to long-time operation, and the actual magnitude of the target voltage control signal input to the target power supply may not be consistent with the desired magnitude of the target voltage control signal corresponding to the target power supply (i.e., the target voltage control signal is abnormal), so that the target power supply may not be able to output according to the desired voltage or the desired current. In the scheme of the example, whether the current power supply is the target power supply or not is determined in turn according to the preset control sequence of the multiple power supplies in a circulating manner, so that the voltage holders corresponding to the target power supplies are charged in each circulating period, and the influence caused by voltage attenuation of the voltage holders is compensated to a certain extent. This cycle will be described by taking table 1 as an example. Assuming that the target power supply includes a 1 st power supply, a 2 nd power supply, a 3 rd power supply, and a 4 th power supply, then: in the first cycle period, the gating control signals corresponding to the 4 paths of power supplies can be output according to a preset control sequence so as to control the demultiplexer to be communicated with the 4 voltage holders corresponding to the 4 paths of power supplies in sequence; in the second period, the gating control signals corresponding to the 4 paths of power supplies can be output again according to a preset control sequence so as to control the demultiplexer to be communicated with the 4 voltage holders corresponding to the 4 paths of power supplies in sequence; and so on.
Alternatively, the gating configuration information corresponding to different cycle periods may be the same. For example, when the number of power supplies of the multiple power supplies is 4, the target power supply in each cycle period may be the 1 st power supply and the 4 th power supply.
In a specific embodiment, the gating register can be configured by software according to the sequence of the power-on time (i.e., the power-on time sequence) of the multi-path power supply in different cycle periods, so as to set the output voltage of the multi-path power supply successively, and the output switch at the rear end of the multi-path power supply can be controlled to be powered on successively according to the power-on time sequence. The output switch is used for outputting a power supply voltage or a power supply current output by the power supply to the load. When the user wants to power down the multi-path power supply as a whole (i.e., the power down process described above), the output switches corresponding to each of the power supplies in the multi-path power supply may be controlled to be turned off first, and then the output voltage setting device may be turned off to stop the output control of the multi-path power supply.
In summary, in the above technical solution, according to the gating configuration information, it is determined whether the current power supply is the target power supply in turn according to the preset control sequence of the multiple power supplies in a cyclic manner, so that the influence of the voltage attenuation of the voltage retainer on the target voltage control signal can be reduced to a certain extent. The scheme is helpful for ensuring the stability of the output of the target power supply and improving the accuracy of the output voltage of the power supply.
Illustratively, the gating configuration information includes power gating information that corresponds one-to-one to the multiple power supplies. Determining whether the current power supply is a target power supply specifically comprises: judging whether the current power supply is a target power supply or not according to the power gating information; when the current power supply is a target power supply, outputting an effective gating control signal corresponding to the current target power supply, generating and outputting an effective target voltage control signal corresponding to the current target power supply, controlling the demultiplexer to gate the current target power supply according to the effective gating control signal, and outputting the effective target voltage control signal to a voltage retainer corresponding to the current target power supply when the demultiplexer gates the current target power supply; when the current power supply is a non-target power supply, outputting an invalid gating control signal corresponding to the current non-target power supply, and controlling the demultiplexer to be in an ungated state according to the invalid gating control signal.
Still taking the example shown in table 1 as an example. When the current power supply is a target power supply, an effective gate control signal and an effective target voltage control signal corresponding to the current target power supply may be output. For example, when the current power supply is the 1 st power supply, the valid gate control signal may be "00". When the current power supply is a non-target power supply, an invalid gate control signal corresponding to the current non-target power supply may be output. The disable strobe control signal may be set as desired. For example, the invalid gate control signal may be "FF". In some embodiments, for each of the multiple power supplies, the corresponding inactive gate control signal is the same when the power supply is a non-target power supply.
Alternatively, the valid target voltage control signal may include a target voltage code value corresponding to the current target power source and a valid signal for indicating that the target voltage code value is valid. The valid strobe control signals may include a strobe control signal corresponding to the current target power source and a valid signal for indicating that the signal is valid. In a specific embodiment, the target voltage code value corresponding to the current target power supply may be dac_cmd_data, the target voltage code value is a digital signal for controlling the output voltage of the power supply to be the target voltage, and the valid signal for indicating that the target voltage code value is valid may be dac_cmd_data_vld, where the signal is mainly used for serial transmission between the first controller and the back-end analog-to-digital conversion module, for example. The strobe control signal corresponding to the current target power supply may be a shift_cmd_data signal for indicating that the strobe control signal is valid, which is mainly used for serial transmission between the controller and a back-end such as a shift register.
In the technical scheme, the effective gating control signal or the ineffective gating control signal can be used for controlling the demultiplexer to gate the current target power supply or to be in an ungated state, so that the work of the output voltage setting device can be controlled more accurately.
Illustratively, the first controller is a hardware programmable logic device having a state machine with power control states that are in one-to-one correspondence with the multiple power supplies.
Step S330 may specifically include the following steps: if the power supply is determined to be the target power supply, the state machine starts timing in a power supply control state corresponding to the current target power supply, and generates a target voltage control signal corresponding to the current power supply according to the gating configuration information; outputting a gating control signal for gating the current power supply to the demultiplexer according to gating configuration information when the timing duration reaches a first time duration threshold; when the timing duration reaches a second duration threshold, outputting a gating control signal for disconnecting the current power supply to the demultiplexer according to gating configuration information, and controlling the demultiplexer to disconnect the current power supply; the second duration threshold value is equal to the sum of the first duration threshold value and the preset gating time of the current power supply; when the timing time length reaches a third time length threshold value, switching the state of the state machine to a power control state corresponding to the next power supply of the current power supply according to a preset control sequence of multiple power supplies; the second time length threshold is larger than the first time length threshold, and the third time length threshold is larger than the second time length threshold.
Step S340 may specifically include the following steps: if the power supply is determined to be the non-target power supply, starting timing when the state machine is in a power supply control state corresponding to the current non-target power supply, and switching the state of the state machine to a power supply control state corresponding to the next power supply of the current power supply according to a preset control sequence of the multiple power supplies when the timing time reaches a third time threshold.
Optionally, the output voltage setting device may further include a digital-to-analog conversion module. In some embodiments, the target voltage control signal and/or the strobe control signal output by the first controller may be a digital signal, which may be converted to an analog signal by the digital-to-analog conversion module and output to the demultiplexer.
Alternatively, the output voltage setting means may further include a shift register, and the gate control signal outputted from the first controller may be outputted to the plurality of distributors via the shift register. Alternatively, the number of shift registers may be set as needed. For example, the number of shift registers may be determined according to the type of signal and the number of signals output. In some embodiments, the number of demultiplexers is at least two. The first controller may also be configured to output a first enable control signal for controlling power up of the multiple power supplies and to output a second enable control signal for controlling on or off of any one of the multiple power supplies. Alternatively, both the first enable control signal and the second enable control signal may be output via the shift register. In this embodiment, the shift register may include a first shift register and a second shift register. The first shift register is used for outputting a second enabling control signal to an enabling pin of the multi-path distributor and outputting a gating control signal to a corresponding multi-path distributor, and the second shift register is used for outputting the first enabling control signal to a corresponding power supply. It will be appreciated that the number of signal paths of the shift register is fixed, and that the number of shift registers may be increased when the number of signals to be output exceeds the number of signal paths of the shift register. For example, if the number of signal channels of the shift register is 8, and the number of multiple power sources is 9, the number of second shift registers may be two. Fig. 4 shows a schematic block diagram of a multiple power supply output voltage setting device according to one specific embodiment of the present application. As shown in fig. 4, the multiple power supplies include 9 different types of power supplies. The number of demultiplexers is two, including a first demultiplexer and a second demultiplexer. The multiplexing output ends of the first demultiplexer are respectively connected with an input interface DAC_VDD of the VDD power supply, an input interface DAC_VDDIO of the VDDIO power supply, an input interface DAC_ TPVDDIO, ELVDD of the TPVDD power supply, an input interface DAC_ELVDD of the VBL power supply and an input interface DAC_VGH of the VGH power supply. The multiplexing output ends of the second demultiplexer are respectively connected with the input interface DAC_ELVSS of the ELVSS power supply and the input interface DAC_VGL of the VGL power supply. In this embodiment, the number of shift registers is three, including a first shift register, a second shift register, and a third shift register. The first shift register is used for outputting a second enabling control signal and a gating control signal to the demultiplexer, and the second shift register and the third shift register are respectively used for controlling 9 paths of power supplies to be electrified. Specifically, in this embodiment, the first shift register is used to output the enable control signal and the corresponding gate control signal to the first demultiplexer S1, and to output the enable control signal and the corresponding gate control signal to the second demultiplexer S2. In this embodiment, the strobe control signal is controlled by three bits (A0-A2). Eight signal channels of the second shift register are respectively connected to enable pins en_vdd and en_vddio of the VDD power supply, enable pin en_ TPVDD, TPVDDIO of the TPVDD power supply, enable pin en_elvdd and ELVSS of the ELVSS power supply, enable pin en_vgh of the VGH power supply, and enable pin en_vgl of the VGL power supply, and the third shift register is used for connecting enable pin en_vbl of the VBL power supply.
Alternatively, the first controller may connect the digital-to-analog conversion module and the shift register through a full duplex synchronous serial bus (SPI). In this embodiment, the shift register and the digital-to-analog conversion block may share the clock signal line (spi_sclk) and the serial data output signal line (spi_sdo) of the SPI. It will be appreciated that the digital to analogue conversion module and the shift register in this embodiment may be time-shared in that they share the same SPI. In a specific embodiment, the digital-to-analog conversion module or the shift register can be controlled to work by switching the working mode of the SPI. For example, when the operation mode of the SPI is mode2 (the clock polarity CPOL is 1, and the clock phase CPHA is 0), the digital-to-analog conversion module operates; when the operation mode of the SPI is mode0 (clock polarity CPOL is 0 and clock phase CPHA is 0), the shift register operates. The working mode of the SPI can be controlled by the SPI controller. The connection relationship between the first controller and the digital-to-analog conversion module and the shift register will be described by taking the embodiment shown in fig. 4 as an example. As shown in fig. 4, the first controller is simultaneously connected to the first, second and third Shift registers through a first Data synchronization signal line (dac_data_sync_shift) to synchronize input timings of the first, second and third Shift registers. The first controller is connected to the first shift register, the second shift register, the third shift register, and the DAC through clock signal lines (dac_data_sclk). The first controller is connected to the first shift register, the second shift register, the third shift register, and the DAC through Data input signal lines (dac_data_in). The first controller is connected to the DAC through a second Data synchronization signal line (dac_data_sync_dac).
In the embodiment shown in fig. 4, the data conversion module (DAC) is a dual channel DAC. One of the channels (DAC a Channel) for outputting a target voltage control signal of positive polarity, the Channel being connected to the first demultiplexer; the other Channel (DAC B Channel) is used to output a negative polarity target voltage control signal, and is connected to the second demultiplexer.
Alternatively, the first time length threshold may be set as desired. In some embodiments, the first time length threshold may be in the range of [1 microsecond (μs), 5 μs ], e.g., the first time length threshold may be 2 μs, 3 μs, 4 μs, etc. In some embodiments, before the timing duration reaches the first time duration threshold, the method further comprises: the target voltage control signal is configured into a digital-to-analog conversion module. In this embodiment, the step of generating the target voltage control signal and configuring the target voltage control signal into the digital-to-analog conversion module is mainly performed before the timing duration reaches the first duration threshold, and thus, the first duration threshold may be set according to the generation time of the target voltage control signal and the configuration time of the digital-to-analog conversion module.
Alternatively, the difference between the third duration threshold and the second duration threshold may be set as desired. In some embodiments, the difference may be in the range of [1 μs,10 μs ], e.g., the difference may be 2 μs, 4 μs, 6 μs, etc. In a specific embodiment, the difference is 2 μs. If the second duration threshold is 42 mus, the third duration threshold may be 44 mus.
The operation of the state machine will be described below by taking the embodiment shown in fig. 4 as an example. In this embodiment, the first time threshold is 2 μs, the second time threshold is 42 μs, and the third time threshold may be 44 μs. The current power supply is the 1 st power supply.
If the current power supply is determined to be the target power supply, the state machine enters a power supply control state PWR_CH1 (namely, the 1 st path of power supply) corresponding to the current target power supply, and starts timing, wherein the timing duration is cnt_clk.
When cnt_clk=0, the operation mode of the SPI is switched to mode2, and the control of the SPI bus is attributed to the DAC. Meanwhile, the chip of the DAC is pulled down, the first controller generates a target voltage code value dac_cmd_data corresponding to the current target power supply and an effective signal dac_cmd_data_vld for indicating that the target voltage code value is effective according to the gating configuration information, and configures the signals into an SPI controller pwr_dac_ctrl module of the first controller. The pwr_dac_ctrl module can convert the input signals dac_cmd_data and dac_cmd_data_vld into a timing sequence satisfying the DAC, so as to facilitate the serialization output process in the subsequent step. After configuration is completed, serialization output can be performed according to the timing requirements of the DAC. By configuring the DAC, the step can ensure that the output of the DAC is stable in advance. And the DAC is configured before the shift register is configured, so that when the shift register controls the demultiplexer to switch to the next path of target power supply, the voltage retainer corresponding to the target power supply is charged by utilizing the target voltage code value corresponding to the next path of target power supply.
When cnt_clk=2μs, the operation mode of the SPI is switched to mode0, and the control authority of the SPI bus is assigned to the shift register. The first controller generates a gating control signal shift_cmd_data corresponding to the current target power supply and an effective signal shift_cmd_data_vld for indicating that the gating control signal is effective according to the gating configuration information, and outputs the gating control signal shift_cmd_data_vld to an SPI controller shift_reg_ctrl module of the first controller. In this step, shift_cmd_data is used to control the demultiplexer to gate the current target power supply. In this embodiment, three shift registers share one of the SPI controllers. After the gating control signal is output to the shift_reg_ctrl module, the gating control signal can be output in a serialization way according to the time sequence requirement of the shift register. In this step, the demultiplexer may be configured by using a shift register, in this process, the enable pin dcdc_en of the current target power supply (1 st power supply in this case) corresponding to the current power supply control state of the state machine is turned on, and the shift register is controlled to realize that the demultiplexer is in communication with the current target power supply, so that the DAC starts to charge the voltage holder corresponding to the current target power supply.
When cnt_clk=42 μs, the operation mode of the SPI is switched to mode0, and the control right of the SPI bus is still in the shift register. The first controller generates signals shift_cmd_data and shift_cmd_data_vld, outputs the signals to the shift_reg_ctrl module, and strings the signals according to the timing requirement of the shift register. In this step, shift_cmd_data is used to control the demultiplexer to disconnect from the current target power supply, i.e., to stop charging the corresponding voltage keeper through the DAC, while keeping the enable pin dcdc_en of the current target power supply active.
When cnt_clk=44 μs, the state of the state machine jumps into the power control state corresponding to the next power supply, and cnt_clk in the pwr_ch1 state is reset to 0. In this embodiment, the power control states of different power supplies share the same cnt_clk, thereby contributing to saving of computing resources.
If the current power supply is determined to be a non-target power supply, the state machine enters a power supply control state corresponding to the current non-target power supply, and starts timing, wherein the timing duration is cnt_clk. When the timer period cnt_clk=44 μs, the state of the state machine jumps into the power control state corresponding to the next power supply, and resets cnt_clk to 0.
In summary, in the above technical solution, before outputting the gating control signal, the target voltage control signal corresponding to the current power supply is generated, so that when switching to the next target power supply, it can be ensured that the voltage keeper corresponding to the target power supply is charged by using the target voltage code value corresponding to the next target power supply, thereby being beneficial to more reliably setting the output voltage of the target power supply in the multiple power supplies.
Illustratively, the states of the state machine also include a power on state and a power off state. Before determining whether the current power supply is the target power supply according to the gating configuration information and the preset control sequence of the multiple power supplies in sequence, the method further comprises the following steps: judging whether the multipath power supply comprises a target power supply or not based on gating configuration information when the state machine is in a power supply on state; if yes, switching the state of the state machine to a power control state corresponding to the first power supply; the first power supply is a power supply which is positioned at the first position in a preset control sequence in the multipath power supplies; if not, the state of the state machine is switched to the power-off state.
Alternatively, when the state machine is in the power-ON state pwr_on, it may be determined whether the target power is included in the multiple power sources based ON the gate configuration information. The step of determining whether the target power source is included in the multiple power sources based on the gate configuration information will be described taking the embodiment in which the first controller includes the gate register as an example. In this embodiment, whether the target power supply is included in the multiple power supplies may be determined according to the bit value in the strobe register corresponding to each of the multiple power supplies. In other words, whether the bit with the value of 1 exists in each bit corresponding to each power supply in the multiple paths of power supplies in the gating register can be judged, and if the bit exists, the state of the state machine can be switched to the power supply control state corresponding to the first power supply; otherwise, the state of the state machine is switched to the power OFF state pwr_off.
In summary, when the state machine is in the power on state, the above technical scheme firstly determines whether the multiple power supplies include the target power supply based on the gating configuration information, and when the multiple power supplies do not include the target power supply, the state machine can be directly switched to the power off state. Therefore, the scheme can simplify the output control flow, and save time and calculation resources.
According to another aspect of the application, a power-on and power-off control method for a multi-path power supply is provided. Fig. 5 shows a schematic flow chart of a multi-channel power-on and power-off control method according to one embodiment of the present application. As shown in fig. 5, the method 500 includes a power-up step 510. The power-up step S510 may include step S511, step S512, and step S513.
In step S511, power-on instruction information is acquired.
In step S512, when the power-on indication information is valid, the output voltage is set for at least one power supply of the multiple power supplies as the target power supply by adopting the multiple power supply output voltage setting method described above.
In step S513, the output switches between each path of target power supply and the load are turned on sequentially according to the power-on sequence of at least one path of target power supply, so as to power up the load.
Herein, the power-on indication information is used to indicate a state of whether or not power-on of the load is required. The power-on indication information effectively indicates a state in which power-on of the load is required. The power-on instruction information may be information that is generated by a user performing an operation such as power-on the upper computer and is transmitted or configured to a controller (may be referred to as a second controller) for performing the multi-power-on/off control method. The second controller may be the same controller as the first controller, or may be a separately provided controller. In some embodiments, the user may first configure the gating configuration information, and then perform a power-up operation to generate power-up indication information, and control at least one target power supply in the multiple power supplies to power up the corresponding load according to the gating configuration information and the power-up indication information. The power-on indication information may be a specific bit. In a specific embodiment, the indication information may be named pwr_ctrl, where the pwr_ctrl includes 3 bits, and one bit is used to indicate whether the multiple power supplies are powered on (may be simply referred to as bit 1); the other remaining 2 bits may indicate whether the multi-channel power supply is powered down (may be abbreviated as bit 2) and whether the analog-to-digital conversion chip DAC is reset (may be abbreviated as bit 3), respectively. In this embodiment, bit1 is the power-on indication information. If bit1 is effective, at least one path of target power supply in the multi-path power supply can be controlled to electrify the corresponding load according to the gating coordination information.
Optionally, the power-on time sequence of at least one path of target power supply is flexibly set by a user according to different load demands and is sent to the second controller; the preset control sequence is preset and fixed in the first controller, and is mainly used in the process of setting the output voltage of the multipath power supply; in the power-on process, voltage setting is performed according to the gating configuration information and a preset control sequence, and then voltage output is controlled according to a power-on time sequence.
In one embodiment, the multiple power supplies include 4 power supplies, and the preset control sequence is the 1 st power supply, the 2 nd power supply, the 3 rd power supply and the 4 th power supply in sequence. If it is determined that the 4 power supplies are all target power supplies according to the gating configuration information, the voltage setting process of the 4 power supplies may be that a preset gating time corresponding to the 1 st power supply is delayed between the 1 st power supply and the 2 nd power supply (may be simply referred to as a 1 st preset gating time), a preset gating time corresponding to the 2 nd power supply is delayed between the 2 nd power supply and the 3 rd power supply (may be simply referred to as a 2 nd preset gating time), and a preset gating time corresponding to the 3 rd power supply is delayed between the 3 rd power supply and the 4 th power supply (may be simply referred to as a 3 rd preset gating time).
The output voltage of the target power supply is set, so that the corresponding target voltage output by the output end of the target power supply is not turned on, and the output switch on the target power supply cannot be output to a load to be electrified. Therefore, step S513 may specifically include the following steps of: firstly, an output switch corresponding to the 1 st path of power supply is started to control the 1 st path of power supply to electrify a corresponding load. If the delay between the 1 st path and the 2 nd path is t1, then after the delay t1, turning on an output switch corresponding to the 2 nd path power supply to control the 2 nd path power supply to electrify a corresponding load. And if the delay between the 2 nd path and the 3 rd path is t2, starting an output switch corresponding to the 3 rd path power supply after the delay t2, and controlling the 3 rd path power supply to electrify a corresponding load. And finally, if the time delay between the 3 rd path and the 4 th path is t3, after the time delay t3, starting an output switch corresponding to the 4 th path power supply, controlling the 4 th path power supply to electrify a corresponding load, and finally, electrifying all 4 paths of target power supplies to complete the electrifying process.
In summary, according to the technical scheme, when the power-on indication information is valid, the output voltage setting method of the multiple power supplies is utilized to set the output voltage of the target power supplies in the multiple power supplies, and the output switch of each path of target power supply is controlled to power on the load according to the power-on time sequence of at least one path of target power supplies, so that the multiple power supplies can be reliably output-controlled, the accuracy of the output voltage of the power supplies is improved, and the output control efficiency of the multiple power supplies is improved.
Illustratively, the multi-way power-on and power-off control method 500 may further include a power-off step 520. The power-down step 520 may include step S521 and step S522.
In step S521, power-down instruction information is acquired.
In step S522, when the power-down indication information is valid, the output switch between each path of target power supply and the load is turned off in sequence according to the power-down timing sequence of at least one path of target power supply that has been powered on, so as to power down the load.
Herein, the power-down indication information is used to indicate a state of whether or not power-down of the load is required. The power-down indication information effectively indicates a state in which power-down of the load is required. Similar to the power-on instruction information, the power-off instruction information may be information that a user performs an operation such as power-off on the upper computer and generates and transmits or configures to a controller (which may be referred to as a second controller) for performing a multi-power-on/power-off control method. In the embodiment where the indication information is pwr_ctrl, bit2 is the power-down indication information. The user can write bit2 to 1 to control all powered-up target power supplies to power down the load.
Optionally, the power-down time sequence may be set according to a user's requirement, for example, after the user completes detection of the screen to be detected, the user performs a power-down operation on the upper computer and configures a power-down time sequence of response, and the power-down time sequence is generally set according to an actual requirement of the screen to be detected. For example, some panels to be tested require a power down sequence to power down all the powered up target power sources simultaneously. For another example, some screens to be tested need to be powered down sequentially with different target power supply power down time sequences. In a specific embodiment, the power-down sequence may be that the 1 st power supply is powered down first, and the 2 nd power supply 200 is powered down after a delay of 10 ms. In this embodiment, step S522, sequentially turns off the output switch between each path of target power supply and the load according to the power-down timing sequence of at least one path of target power supply that is powered up, so as to power down the load, may include the following steps: firstly, the output switch of the 1 st path of power supply is controlled to be turned off to be powered off, and after the delay time is 10ms, the output switch of the 2 nd path of power supply is controlled to be turned off to be powered off.
In summary, according to the technical scheme, when the power-down indication information is valid, at least one path of target power supply is controlled to power down the corresponding load according to the power-down time sequence of the at least one path of target power supply which is powered up, so that power-down can be quickly and orderly performed according to a user instruction, and the scheme is beneficial to improving the power-up and power-down control efficiency of the multi-path power supply.
Illustratively, when the above method for setting the output voltages of the multiple power supplies is adopted and at least one power supply of the multiple power supplies is used as the target power supply, determining whether the multiple power supplies include the target power supply based on the gating configuration information further includes: when the state machine is in a power-on state, judging whether current power-on indication information is valid or not; if yes, judging whether the multi-path power supply comprises a target power supply or not based on gating configuration information; if not, the state of the state machine is switched to the power-off state. In the technical scheme, whether the multi-path power supply is electrified is judged by utilizing the electrifying indication information, and when the multi-path power supply is not electrified, the step of judging whether the multi-path power supply comprises a target power supply or not based on the power gating information is not needed. Therefore, the method is beneficial to reducing invalid operation, improving output control efficiency and saving computing resources.
Illustratively, the state of the state machine further comprises an idle state; before determining whether the current power-on instruction information is valid when the state machine is in the power-on state, the method 500 further includes: when the state machine is in an idle state, judging whether the current power-on indication information is valid or not, and judging whether the multi-path power supply comprises a target power supply or not based on gating configuration information; if the current power-on indication information is valid and the multi-path power supply comprises a target power supply, the state of the state machine is switched to a power-on state, otherwise, the state of the state machine is switched to a power-off state.
It will be appreciated that when the state machine is in an IDLE (IDLE) state, the state machine is not performing tasks at this time. If the power-on instruction information bit1 writes 1, a pwr_on_start signal is generated, and when the pwr_on_start signal is detected, the power-on of the multi-path power supply is determined. The above-mentioned judging operation (for example, judging whether to power up the multiple power supplies, judging whether the multiple power supplies include the target power supply, etc.) is performed in the IDLE state, so that the sufficient computing resources can be ensured, and the computing efficiency can be improved.
In a specific embodiment, when the state machine is in the IDLE state, it may be determined whether the bit1 of pwr_ctrl is 1, and simultaneously determine whether there is a bit with a value of 1 in each bit corresponding to each power supply in the multiple power supplies in the strobe register, and when the pwr_on_start signal is present (i.e., the bit1 of pwr_ctrl is 1) and the strobe registers are not all inactive (i.e., at least one bit is 1 in the strobe register), the state machine may be controlled to jump to the power-ON state pwr_on, and pull the pwr_on_flag high (i.e., make pwr_on_flag=1, i.e., active).
In the present application, by means of the flag bit signal pwr_on_flag, when the state machine is in the power-ON state pwr_on, whether pwr_on_flag is valid may be directly determined, and if valid, the state of the state machine is switched to the power control state corresponding to the first power supply, so that the control process of the second controller is relatively simple.
Fig. 6 shows a state switching diagram of a state machine according to one embodiment of the present application. In this embodiment, the number of power supplies in the multiple power supplies is 9, and each power supply is a target power supply. The preset control sequence is a 1 st power supply, a 2 nd power supply, a 3 rd power supply, a 4 th power supply, a 5 th power supply, a 7 th power supply, a 9 th power supply, a 6 th power supply and an 8 th power supply, and the power control states corresponding to the power supplies are PWR_CH1, PWR_CH2, PWR_CH3, PWR_CH4, PWR_CH5, PWR_CH7, PWR_CH9, PWR_CH6 and PWR_CH8 in sequence. As shown in fig. 6, when the state machine is in the IDLE state, if the pwr_on_start signal is detected to exist and the gating registers are not all inactive, the pwr_on_flag may be pulled high, and the state machine is controlled to jump to the power ON state pwr_on. In the pwr_on state, whether pwr_on_flag is 1 can be detected again, and if pwr_on_flag=0, the control state machine jumps to the power-OFF state pwr_off; if pwr_on_flag=1, power control operations corresponding to each power supply are cyclically performed in a preset control order. Taking the first power supply (i.e. the 1 st power supply) in the preset control sequence as an example, firstly, the state machine is switched to the pwr_ch1 state to control the 1 st power supply. When the timing duration cnt_clk corresponding to the pwr_ch1 state reaches the third duration threshold delay_time3, the state machine switches to the power control state pwr_ch2 corresponding to the next power supply. The power control operation of other power supplies is similar to that of the 1 st power supply, and is not repeated.
In the embodiment shown in fig. 6, the alarm signal may be continuously detected in the power control state corresponding to each power supply. When a falling edge of the ALARM signal is detected, the state machine may be controlled to switch to the ALARM state ALARM while resetting the DAC and shift register configuration. It can be understood that the alarm signal can generate a falling edge (i.e. the alarm signal is changed from 1 to 0) when abnormal states such as state transition failure, overtime and the like occur, and at this time, the state machine is switched to the alarm state, so that the output voltage setting device is helpful to prevent operation errors, and a user can be timely reminded to check error reasons so as to recover the work of the state machine as soon as possible.
In the embodiment shown in fig. 6, a DAC init start signal may be sent to the DAC's reset register DAC RST to initialize and start the DAC when the state machine is in the IDLE state. The cnt_config signal may be sent to dac_rst while the state machine is in pwr_off or ALARM state. Dac_rst may transmit this signal into the GAIN register dac_gain of the DAC to adjust the output amplitude of the DAC. In this embodiment, cnt_config=60.
In the technical scheme, the judgment operation is performed when the state machine is in an idle state, so that the sufficiency of computing resources is guaranteed, and the computing efficiency is improved.
Illustratively, when the above method for setting the output voltages of multiple power supplies is adopted, the state of the state machine further includes a power on state and a power off state when at least one of the multiple power supplies is used as the target power supply. The method 500 further includes: when the state of the state machine is in a power control state corresponding to any power supply in the multiple power supplies, judging whether current power-on indication information is valid or not, and judging whether the multiple power supplies comprise a target power supply or not based on gating configuration information; and if the current power-on indication information is invalid or the target power supply is not included in the multi-path power supply, switching the state of the state machine into a power-off state.
Alternatively, it is possible to detect whether the pwr_on_start signal is present (i.e., determine whether the current power-on indication information is valid) and determine whether the gating registers are all inactive (i.e., determine whether the target power supply is included in the multiple power supplies) when the state machine is in the power control state corresponding to any of the power supplies. In this embodiment, the user may modify the gating configuration information at any time or change the power up indication information to be invalid at any time. In this embodiment, by detecting whether the bit1 bit is 1 in any power control state and determining whether the multiple power supplies include the target power supply, the working state of the state machine can be adjusted in time when the user modifies the gating configuration information and/or the power-up instruction information. The scheme is beneficial to improving the use experience of the user.
Illustratively, when the above method for setting the output voltages of multiple power supplies is adopted, the state of the state machine further includes a power on state and a power off state when at least one of the multiple power supplies is used as the target power supply. The method 500 further includes: judging whether the current power-down indication information is valid or not when the state of the state machine is in a power control state corresponding to any power supply; and if the current power-down indication information is valid, switching the state of the state machine into a power-off state.
Alternatively, it may be detected whether bit2 is 1 (i.e., whether there is a valid power down indication signal) when the state machine is in a power control state corresponding to either power source. In this embodiment, the user may change the power down indication information to be valid at any time (e.g., write bit2 to 1). In this embodiment, by detecting whether the bit2 bit is 1 in the power control state, when the user changes the power-down indication information to be valid, the working state of the state machine can be switched to the power-off state in time. The scheme is beneficial to improving the use experience of the user.
In summary, when the state of the state machine is in the power control state corresponding to any power supply in the multiple power supplies, the technical scheme can switch the working state of the state machine according to the operation of the user in time by judging whether the current power-on indication information is valid and judging whether the multiple power supplies comprise the target power supply or whether the current power-off indication information is valid or not when the user modifies the power-on indication information, the gating configuration information or the power-off indication information. The scheme is beneficial to improving the use experience of the user.
According to still another aspect of the present application, there is provided an output voltage setting device of a multi-path power supply. An exemplary structure of the output voltage setting device will be described by taking fig. 1 as an example. As shown in fig. 1, the output voltage setting apparatus 100 includes a first controller 113, a demultiplexer 111, and a plurality of voltage holders 112 in one-to-one correspondence with the multiplexed power sources 200. The output of each voltage retainer 112 is connected to the feedback of the corresponding power supply 200. The demultiplexers 111 have their demultiplexed outputs connected in one-to-one correspondence with the inputs of a plurality of voltage holders 112.
The first controller 113 is configured to perform the following control operations on the multiple power supplies according to a preset control sequence of the multiple power supplies: acquiring gating configuration information; the strobe configuration information is configuration information for instructing the demultiplexer 111 to select a connected target power supply 200 among the multiplexed power supplies 200 and controlling the output voltage of the target power supply 200; according to the gating configuration information, determining whether the current power supply 200 is the target power supply 200 according to a preset control sequence of the multi-path power supply 200; if the power supply is determined to be the target power supply 200, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply 200 according to gating configuration information, so as to control the demultiplexer 111 to gate the current target power supply 200 according to the gating control signal, and disconnecting the power supply from the current target power supply 200 after a preset gating time; and, when the demultiplexer 111 gates the current target power supply 200, outputting a target voltage control signal to the voltage keeper 112 corresponding to the current target power supply 200, wherein the voltage keeper 112 is used for keeping the target voltage control signal input to the target power supply 200 corresponding thereto after a preset gate time; if it is determined that the power is not the target power 200, after waiting for a preset gating time, the current power 200 is switched to the next power 200 according to a preset control sequence, and the above-described process is repeated.
According to still another aspect of the present application, a multi-path power supply power-on and power-off control device is provided. The apparatus includes the above-described multiple power supply output voltage setting device 110 and a second controller. An exemplary configuration of the multi-path power supply power-on/off control device will be described with reference to fig. 1. As shown in fig. 1, the multi-power supply power-on/power-off control device 100 includes a multi-power supply output voltage setting device 110 and an output switch 120 for each power supply. The output switch 120 of each power supply is connected in series between the power supply 200 corresponding to the output switch 120 and the corresponding load 300 to control whether the voltage output by the power supply 200 is actually and effectively output to the corresponding load.
The second controller is used for executing the following control operations: acquiring power-on indication information; when the power-on indication information is valid, the method 300 for setting the output voltage of the multiple power supplies is adopted, and at least one power supply in the multiple power supplies is used as a target power supply to set the output voltage; and sequentially starting an output switch between each path of target power supply and the load according to the power-on time sequence of at least one path of target power supply so as to power on the load.
Alternatively, the second controller may be the same controller as the first controller in the multi-path power supply output voltage setting device 110. Alternatively, the second controller may be a separately provided controller (i.e., the first controller and the first controller are provided independently of each other). Where the second controller is a separately provided controller, the second controller may comprise any suitable processing device having data processing capabilities and/or instruction execution capabilities. For example, the second controller may be implemented using one or a combination of several of a Programmable Logic Controller (PLC), a Digital Signal Processor (DSP), a Field Programmable Gate Array (FPGA), a Programmable Logic Array (PLA), a Central Processing Unit (CPU), an Application Specific Integrated Circuit (ASIC), a Micro Control Unit (MCU), and other forms of processing units. Specifically, for example, the method can be implemented by a hardware programmable logic control module; of course, the first controller may also be a SOC chip, including both an embedded software (PS) portion and a programmable logic device (PL) portion.
According to yet another aspect of the present application, an image signal generator is provided. The image signal generator includes a multi-path power supply and a multi-path power supply power-on/off control device 100.
The image signal generator (Pattern Generator, PG) is a signal generating device that can generate different image test signals in response to different instructions to realize the test of display panels such as a liquid crystal display (Liquid Crystal Display, LCD) and an Organic Light-Emitting Diode (OLED). The image signal generator can generate multiple paths of power supply signals for providing different power supply signals for the display panel to be tested (i.e. the screen to be tested) for testing. The multiple power signals may be generated using multiple power generation circuits and provided to a load (i.e., a panel under test). The multi-path power supply generating circuit can comprise the multi-path power supply and/or the multi-path power supply output voltage setting device and/or the multi-path power supply power-on and power-off control device. An appropriate power signal may be generated by the multiple power generation circuit to be provided to the load.
Those skilled in the art can understand the specific implementation schemes of the multi-path power output voltage setting device, the multi-path power on/off control device, and the image signal generator by reading the above related descriptions about the multi-path power output voltage setting method and the multi-path power on/off control method, which are not repeated herein for brevity.
Although the illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that the above illustrative embodiments are merely illustrative and are not intended to limit the scope of the present application thereto. Various changes and modifications may be made therein by one of ordinary skill in the art without departing from the scope and spirit of the present application. All such changes and modifications are intended to be included within the scope of the present application as set forth in the appended claims.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
It should be noted that the above-mentioned embodiments illustrate rather than limit the application, and that those skilled in the art will be able to design alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The application may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the unit claims enumerating several means, several of these means may be embodied by one and the same item of hardware. The use of the words first, second, third, etc. do not denote any order. These words may be interpreted as names.
The foregoing is merely illustrative of specific embodiments of the present application and the scope of the present application is not limited thereto, and any person skilled in the art can easily think about changes or substitutions within the technical scope of the present application, and the changes or substitutions are intended to be covered by the scope of the present application. The protection scope of the present application shall be subject to the protection scope of the claims.

Claims (14)

1. The method is characterized by being applied to a first controller in a multi-path power supply output voltage setting device, wherein the output voltage setting device also comprises a multi-path distributor and a plurality of voltage holders which are in one-to-one correspondence with the multi-path power supplies;
the output voltage setting method includes:
acquiring gating configuration information; the gating configuration information is used for indicating the demultiplexer to select a connected target power supply from the multipath power supplies and controlling the configuration information of the output voltage of the target power supply;
according to the gating configuration information, determining whether the current power supply is the target power supply or not according to a preset control sequence of the multi-path power supply;
if the target power supply is determined, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply according to the gating configuration information, wherein the gating control signal and the target voltage control signal are used for controlling the demultiplexer to gate the current target power supply according to the gating control signal, and disconnecting the current target power supply after the gating time is preset; and the voltage keeper is used for still keeping the target voltage control signal input to the target power supply corresponding to the current target power supply after the preset gating time;
If the power supply is determined to be the non-target power supply, after waiting for the preset gating time, switching the current power supply to the next power supply according to the preset control sequence, and repeating the process.
2. The method for setting an output voltage according to claim 1, wherein the sequentially determining whether the current power supply is the target power supply according to the gating configuration information and the preset control sequence of the multiple power supplies includes:
and according to the gating configuration information, determining whether the current power supply is the target power supply or not in turn according to a preset control sequence of the multipath power supplies in a circulating manner.
3. The output voltage setting method according to claim 1, wherein the gate configuration information includes power gate information corresponding to the multiple power supplies one by one;
the determining whether the current power supply is the target power supply specifically includes:
judging whether the current power supply is a target power supply or not according to the power gating information;
when the current power supply is a target power supply, outputting an effective gating control signal corresponding to the current target power supply, generating and outputting an effective target voltage control signal corresponding to the current target power supply, and controlling the demultiplexer to gate the current target power supply according to the effective gating control signal, and outputting the effective target voltage control signal to the voltage retainer corresponding to the current target power supply when the demultiplexer gates the current target power supply;
And when the current power supply is a non-target power supply, outputting an invalid gating control signal corresponding to the current non-target power supply, and controlling the demultiplexer to be in an ungated state according to the invalid gating control signal.
4. The method of claim 1, wherein the preset gating times corresponding to each of the multiple power supplies are the same.
5. The output voltage setting method according to claim 1, wherein the first controller is a hardware programmable logic device, and a state machine of the hardware programmable logic device has a power control state corresponding to the multiple power supplies one by one;
if the power supply is determined to be the target power supply, the state machine starts timing in a power supply control state corresponding to the current target power supply, and generates a target voltage control signal corresponding to the current power supply according to the gating configuration information;
outputting the gating control signal for gating the current power supply to the demultiplexer according to the gating configuration information when the timing duration reaches a first time duration threshold;
when the timing duration reaches a second duration threshold, outputting a gating control signal for disconnecting the current power supply to the demultiplexer according to the gating configuration information, and controlling the demultiplexer to disconnect the current power supply; the second duration threshold value is equal to the sum of the first duration threshold value and the preset gating time of the current power supply;
When the timing time length reaches a third time length threshold value, switching the state of the state machine to a power control state corresponding to the next power supply of the current power supply according to a preset control sequence of the multi-path power supply;
wherein the second duration threshold is greater than the first duration threshold and the third duration threshold is greater than the second duration threshold;
if the power supply is determined to be the non-target power supply, starting timing when the state machine is in a power supply control state corresponding to the current non-target power supply, and switching the state of the state machine to a power supply control state corresponding to the next power supply of the current power supply according to the preset control sequence of the multi-path power supply when the timing time reaches the third time threshold.
6. The output voltage setting method according to claim 5, wherein the states of the state machine further include a power-on state and a power-off state;
and before determining whether the current power supply is the target power supply according to the gating configuration information and the preset control sequence of the multiple power supplies, the method further comprises:
judging whether the multi-path power supply comprises a target power supply or not based on the gating configuration information when the state machine is in the power supply on state;
If yes, switching the state of the state machine to a power supply control state corresponding to the first power supply; the first power supply is a power supply which is positioned at a first position according to the preset control sequence in the multi-path power supply;
and if not, switching the state of the state machine into the power supply off state.
7. The power-on and power-off control method for the multipath power supply is characterized by comprising the following power-on steps:
acquiring power-on indication information;
when the power-on indication information is valid, setting output voltage for at least one power supply in the multiple power supplies as a target power supply by adopting the multiple power supply output voltage setting method according to any one of claims 1-6;
and sequentially starting an output switch between each path of target power supply and a load according to the power-on time sequence of at least one path of target power supply so as to power on the load.
8. The power-on/power-off control method according to claim 7, further comprising the step of:
acquiring power-down indication information;
and when the power-down indication information is effective, sequentially closing an output switch between each path of target power supply and the load according to the power-down time sequence of at least one path of the target power supply which is powered on so as to power down the load.
9. The power-on/power-off control method according to claim 7, wherein when the method for setting the output voltage of the multiple power supplies according to claim 6 is employed, the output voltage is set for at least one of the multiple power supplies as the target power supply,
the determining whether the multiple power supplies include a target power supply based on the gating configuration information includes:
when the state machine is in the power-on state, judging whether current power-on indication information is valid or not;
if yes, judging whether the multi-path power supply comprises a target power supply or not based on the gating configuration information;
if not, the state of the state machine is switched to the power-off state.
10. The power-on/power-off control method according to claim 9, wherein,
the state of the state machine also includes an idle state;
before judging whether the current power-on indication information is valid or not when the state machine is in the power-on state, the method further comprises:
when the state machine is in the idle state, judging whether current power-on indication information is valid or not, and judging whether the multi-path power supply comprises a target power supply or not based on the gating configuration information;
And if the current power-on indication information is valid and the multipath power supply comprises a target power supply, switching the state of the state machine to the power-on state, otherwise switching the state of the state machine to the power-off state.
11. The power-on/power-off control method according to claim 8, wherein when the method of setting the output voltage of the multiple power supplies according to claim 5 is adopted, the state of the state machine further includes a power-on state and a power-off state when at least one of the multiple power supplies is set as a target power supply;
the method further comprises the steps of:
when the state of the state machine is in a power control state corresponding to any power supply in the multiple power supplies, judging whether current power-on indication information is valid or not, and judging whether the multiple power supplies comprise a target power supply or not based on the gating configuration information; if the current power-on indication information is invalid or the multipath power supply does not comprise a target power supply, switching the state of the state machine into the power supply off state;
or,
judging whether the current power-down indication information is valid or not when the state of the state machine is in a power control state corresponding to any power supply; and if the current power-down indication information is valid, switching the state of the state machine into the power-off state.
12. The device is characterized by comprising a first controller, a demultiplexer and a plurality of voltage holders which are in one-to-one correspondence with the multipath power supplies;
the output end of each voltage retainer is connected with the feedback end of the corresponding power supply;
the multipath output ends of the multipath distributor are connected with the input ends of the voltage holders in a one-to-one correspondence manner;
the first controller is configured to perform the following control operations on the multiple power supplies according to a preset control sequence of the multiple power supplies, respectively:
acquiring gating configuration information; the gating configuration information is used for indicating the demultiplexer to select a connected target power supply from the multipath power supplies and controlling the configuration information of the output voltage of the target power supply;
according to the gating configuration information, determining whether the current power supply is the target power supply or not according to a preset control sequence of the multi-path power supply;
if the target power supply is determined, outputting a gating control signal and a target voltage control signal corresponding to the current target power supply according to the gating configuration information, wherein the gating control signal and the target voltage control signal are used for controlling the demultiplexer to gate the current target power supply according to the gating control signal, and disconnecting the current target power supply after the gating time is preset; and the voltage keeper is used for still keeping the target voltage control signal input to the target power supply corresponding to the current target power supply after the preset gating time;
If the power supply is determined to be the non-target power supply, after waiting for the preset gating time, switching the current power supply to the next power supply according to the preset control sequence, and repeating the process.
13. A multi-channel power supply power-on and power-off control device is characterized by comprising the multi-channel power supply output voltage setting device and a second controller,
the second controller is used for executing the following control operations:
acquiring power-on indication information;
when the power-on indication information is valid, setting output voltage for at least one power supply in the multiple power supplies as a target power supply by adopting the multiple power supply output voltage setting method according to any one of claims 1-6;
and sequentially starting an output switch between each path of target power supply and a load according to the power-on time sequence of at least one path of target power supply so as to power on the load.
14. An image signal generator, comprising a plurality of power supplies and the power-on/off control device for the plurality of power supplies according to claim 13.
CN202311541003.1A 2023-11-17 2023-11-17 Multi-path power supply output voltage setting method, power-on and power-off control method and device Pending CN117439379A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311541003.1A CN117439379A (en) 2023-11-17 2023-11-17 Multi-path power supply output voltage setting method, power-on and power-off control method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311541003.1A CN117439379A (en) 2023-11-17 2023-11-17 Multi-path power supply output voltage setting method, power-on and power-off control method and device

Publications (1)

Publication Number Publication Date
CN117439379A true CN117439379A (en) 2024-01-23

Family

ID=89546039

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311541003.1A Pending CN117439379A (en) 2023-11-17 2023-11-17 Multi-path power supply output voltage setting method, power-on and power-off control method and device

Country Status (1)

Country Link
CN (1) CN117439379A (en)

Similar Documents

Publication Publication Date Title
US20100283773A1 (en) Driving integrated circuit and image display device including the same
US20140176352A1 (en) Computer keyboard key scan shared matrix with an individual led per key
CN102781137A (en) Light emitting device current regulator circuit and control method thereof
US10725516B2 (en) Semiconductor device and power off method of a semiconductor device
CN104952400A (en) Drive capacity control for display panel driver and display device
US8149191B2 (en) Sequential calibration of matched current sources
US7956824B2 (en) Light emitting element driver device
CN103677205A (en) Controlling power supply in arithmetic processing circuit
TW201325086A (en) Switch multiplexer devices with embedded digital sequencers
US9525420B2 (en) Programmable mixed-signal input/output (IO)
CN202190258U (en) Power sequence control circuit
KR20200010559A (en) Digital power multiplexer
CN101395794A (en) Electronic circuit with compensation of intrinsic offset of differential pairs
CN102820050A (en) Internal voltage generation circuit and operation method thereof
CN117439379A (en) Multi-path power supply output voltage setting method, power-on and power-off control method and device
CN117498657A (en) Multi-path power supply output voltage setting method, power-on and power-off control method and device
CN114927114B (en) Display device input circuit, display device and control method thereof
US20230215340A1 (en) Power management integrated circuit and display device including the same
KR20160058999A (en) Multiple output switched capacitor dc-dc converter
US9728113B2 (en) Control signal generating circuit and circuit system
KR20190041330A (en) Semiconductor apparatus including power gating circuit
RU2613529C2 (en) Device for controlling light-emitting crystals in led
CN117578844A (en) Output control device of multipath power supply and image signal generator
CN100416638C (en) Organic EL panel drive circuit and propriety test method for drive current of the same organic EL element drive circuit
CN113741252A (en) Power-off time sequence control circuit of multi-power-supply system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination