CN117424234A - Harmonic suppression method, device, equipment and storage medium - Google Patents
Harmonic suppression method, device, equipment and storage medium Download PDFInfo
- Publication number
- CN117424234A CN117424234A CN202311374192.8A CN202311374192A CN117424234A CN 117424234 A CN117424234 A CN 117424234A CN 202311374192 A CN202311374192 A CN 202311374192A CN 117424234 A CN117424234 A CN 117424234A
- Authority
- CN
- China
- Prior art keywords
- harmonic
- impedance
- power
- droop control
- voltage value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001629 suppression Effects 0.000 title claims abstract description 38
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000011217 control strategy Methods 0.000 claims abstract description 85
- 238000004364 calculation method Methods 0.000 claims description 21
- 238000004590 computer program Methods 0.000 claims description 21
- 238000010586 diagram Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001737 promoting effect Effects 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000000452 restraining effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J3/00—Circuit arrangements for ac mains or ac distribution networks
- H02J3/01—Arrangements for reducing harmonics or ripples
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J2203/00—Indexing scheme relating to details of circuit arrangements for AC mains or AC distribution networks
- H02J2203/20—Simulating, e g planning, reliability check, modelling or computer assisted design [CAD]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Supply And Distribution Of Alternating Current (AREA)
Abstract
The invention discloses a harmonic suppression method, a device, equipment and a storage medium, wherein a first relation between harmonic power and harmonic impedance is determined by setting a harmonic voltage droop control strategy; converting the obtained actual harmonic power in the power grid into first harmonic impedance based on a first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on a first harmonic impedance and a harmonic voltage droop control strategy; judging whether the harmonic voltage value meets the multiple harmonic power balance or not, acquiring harmonic power balance impedance values of all feeder lines when the multiple harmonic power balance is confirmed to be met, acquiring multiple harmonic impedance of a target feeder line at the same time, calculating compensation impedance according to the harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder line based on the compensation impedance; compared with the prior art, the technical scheme of the invention can improve the overall harmonic suppression level of the power grid and ensure the stable operation and quality of the power system.
Description
Technical Field
The present invention relates to the technical field of operation and control of an electric power system, and in particular, to a method, an apparatus, a device, and a storage medium for harmonic suppression.
Background
The construction of a novel power system taking new energy as a main body is a national key development strategy for promoting the development and utilization of new energy in China and promoting the adjustment of energy structures in China. The large-scale access of new energy sources brings more uncertainty and randomness to the power grid, the electric energy quality problems of medium-high frequency harmonic waves, wide-frequency domain oscillation and the like in the power grid are increasingly frequent, and the harmonic waves have more harm to a novel electric power system, such as reducing the transmission capacity of a circuit, causing the heating and even burning of a transformer and the like.
The current harmonic treatment mainly follows the principle of 'who pollutes and who administers', which defines investment bodies economically, but more locally considers problems, for example, when a user is regarded as a harmonic source, the user can be required to be additionally provided with SVG (static var generator), passive filtering and other devices to restrain harmonic waves, but only the local problems can be solved in the mode; the direct or indirect connection relation exists among all parts of the power grid, and local harmonic waves can be restrained, but the problem of line harmonic wave exceeding is still caused due to unbalanced harmonic power, so that a harmonic wave restraining method is needed at present so as to solve the existing problems.
Disclosure of Invention
The invention aims to solve the technical problems that: provided are a harmonic suppression method, a device, equipment and a storage medium, which can improve the overall harmonic suppression level of a power grid.
In order to solve the above technical problems, the present invention provides a harmonic suppression method, including:
setting a harmonic voltage droop control strategy, and determining a first relation between harmonic power and harmonic impedance;
acquiring actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy;
judging whether the harmonic voltage value meets multiple harmonic power balance or not, if not, adjusting the first harmonic impedance to update the harmonic voltage value until the harmonic power balance is judged to be met based on the harmonic voltage value;
and when the multiple harmonic power balance is determined to be satisfied, acquiring harmonic power balance impedance values of all feeder lines, acquiring multiple harmonic impedance of the target feeder lines, calculating compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder lines based on the compensation impedance.
In one possible implementation, a harmonic voltage droop control strategy is set, where the harmonic voltage droop control strategy is as follows:
wherein V is H,n For the nth feeder H harmonic voltage value,is the rated value of H harmonic voltage of the nth feeder line, m is a droop control parameter, S d HR,n Is the actual harmonic power.
In one possible implementation, determining the first relationship between the harmonic power and the harmonic impedance specifically includes:
when harmonic power in a feeder line is balanced, acquiring harmonic impedance of the feeder line and rated harmonic power of a load, and calculating a balance factor;
based on the balance factor, a first relationship between harmonic power and harmonic impedance is determined, wherein the first relationship is as follows:
S HR,n ＝K/X H,n ；
wherein S is HR,n The harmonic power of the nth feeder line, K is a balance factor and X H,n Is the harmonic impedance of the nth feed line.
In one possible implementation manner, calculating the harmonic voltage value of the target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy specifically includes:
updating the harmonic voltage droop control strategy based on the first relation to obtain a first harmonic voltage droop control strategy;
substituting the first harmonic impedance into the first harmonic voltage droop control strategy, and calculating a harmonic voltage value of a target feeder line in a power grid;
the first harmonic voltage droop control strategy is as follows:
in one possible implementation manner, before determining whether the harmonic voltage value meets the multiple harmonic power balance, the method further includes:
acquiring multiple harmonic inductances of the target feeder line, and calculating each harmonic impedance of the target feeder line based on the multiple harmonic inductances;
simultaneously acquiring the fundamental frequency negative sequence impedance of the target feeder line, and determining a second relation between the harmonic impedance and the fundamental frequency negative sequence impedance and between the harmonic impedance and each subharmonic impedance based on the fundamental frequency negative sequence impedance and each subharmonic impedance;
and updating the first harmonic voltage droop control strategy based on the second relation to obtain a second harmonic voltage droop control strategy.
In one possible implementation manner, determining whether the harmonic voltage value meets multiple harmonic power balances specifically includes:
substituting the harmonic voltage value into the second harmonic voltage droop control strategy, judging whether the harmonic voltage value meets the second harmonic voltage droop control strategy, if so, determining that the harmonic voltage value meets multiple harmonic power balance, otherwise, determining that the harmonic voltage value does not meet multiple harmonic power balance.
In one possible implementation manner, calculating the compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line specifically includes:
substituting the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line into a preset compensation impedance calculation formula to calculate the compensation impedance, wherein the compensation impedance calculation formula is as follows:
HX 2 ＝HωL H,n -HX 1 ；
in the formula, HX 2 To compensate for impedance, H is the harmonic order, ω is the angular frequency, L H,n HX is the nth harmonic inductance of the nth feeder line 1 Is a multiple harmonic impedance.
The invention also provides a harmonic suppression device, which comprises: a harmonic voltage droop control strategy setting module, a harmonic voltage value calculating module, a harmonic power balance judging module and a compensating impedance calculating module;
the harmonic voltage droop control strategy setting module is used for setting a harmonic voltage droop control strategy and determining a first relation between harmonic power and harmonic impedance;
the harmonic voltage value calculation module is used for obtaining actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy;
the harmonic power balance judging module is used for judging whether the harmonic voltage value meets multiple harmonic power balances or not, and if not, the first harmonic impedance is adjusted so as to update the harmonic voltage value until the harmonic voltage value is judged to meet multiple harmonic power balances based on the harmonic voltage value;
the compensating impedance calculating module is used for acquiring harmonic power balance impedance values of all feeder lines when the fact that multiple harmonic power balance is met is determined, acquiring multiple harmonic impedance of the target feeder line at the same time, calculating compensating impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder line based on the compensating impedance.
In one possible implementation manner, the harmonic voltage droop control policy setting module is configured to set a harmonic voltage droop control policy, where the harmonic voltage droop control policy is as follows:
wherein V is H,n For the nth feeder H harmonic voltage value,is the rated value of H harmonic voltage of the nth feeder line, m is a droop control parameter, S d HR,n Is the actual harmonic power.
In one possible implementation manner, the harmonic voltage droop control policy setting module is configured to determine a first relationship between harmonic power and harmonic impedance, and specifically includes:
when harmonic power in a feeder line is balanced, acquiring harmonic impedance of the feeder line and rated harmonic power of a load, and calculating a balance factor;
based on the balance factor, a first relationship between harmonic power and harmonic impedance is determined, wherein the first relationship is as follows:
S HR,n ＝K/X H,n ；
wherein S is HR,n The harmonic power of the nth feeder line, K is a balance factor and X H,n Is the harmonic impedance of the nth feed line.
In one possible implementation manner, the harmonic voltage value calculation module is configured to calculate, based on the first harmonic impedance and the harmonic voltage droop control policy, a harmonic voltage value of a target feeder line in a power grid, and specifically includes:
updating the harmonic voltage droop control strategy based on the first relation to obtain a first harmonic voltage droop control strategy;
substituting the first harmonic impedance into the first harmonic voltage droop control strategy, and calculating a harmonic voltage value of a target feeder line in a power grid;
the first harmonic voltage droop control strategy is as follows:
in one possible implementation manner, the harmonic power balance judging module is configured to judge whether the harmonic voltage value satisfies multiple harmonic power balances, and before that, further includes:
acquiring multiple harmonic inductances of the target feeder line, and calculating each harmonic impedance of the target feeder line based on the multiple harmonic inductances;
simultaneously acquiring the fundamental frequency negative sequence impedance of the target feeder line, and determining a second relation between the harmonic impedance and the fundamental frequency negative sequence impedance and between the harmonic impedance and each subharmonic impedance based on the fundamental frequency negative sequence impedance and each subharmonic impedance;
and updating the first harmonic voltage droop control strategy based on the second relation to obtain a second harmonic voltage droop control strategy.
In one possible implementation manner, the harmonic power balance judging module is configured to judge whether the harmonic voltage value meets multiple harmonic power balances, and specifically includes:
substituting the harmonic voltage value into the second harmonic voltage droop control strategy, judging whether the harmonic voltage value meets the second harmonic voltage droop control strategy, if so, determining that the harmonic voltage value meets multiple harmonic power balance, otherwise, determining that the harmonic voltage value does not meet multiple harmonic power balance.
In one possible implementation manner, the compensation impedance calculating module is configured to calculate a compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line, and specifically includes:
substituting the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line into a preset compensation impedance calculation formula to calculate the compensation impedance, wherein the compensation impedance calculation formula is as follows:
HX 2 ＝HωL H,n -HX 1 ；
in the formula, HX 2 To compensate for impedance, H is the harmonic order, ω is the angular frequency, L H,n HX is the nth harmonic inductance of the nth feeder line 1 Is a multiple harmonic impedance.
The invention also provides a terminal device comprising a processor, a memory and a computer program stored in the memory and configured to be executed by the processor, the processor implementing the harmonic suppression method according to any one of the preceding claims when executing the computer program.
The invention also provides a computer readable storage medium comprising a stored computer program, wherein the computer program when run controls a device in which the computer readable storage medium is located to perform the harmonic suppression method according to any one of the above.
Compared with the prior art, the harmonic suppression method, the device, the equipment and the storage medium have the following beneficial effects:
determining a first relationship between harmonic power and harmonic impedance by setting a harmonic voltage droop control strategy; acquiring actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy; judging whether the harmonic voltage value meets multiple harmonic power balance or not, if not, adjusting the first harmonic impedance to update the harmonic voltage value until the harmonic power balance is judged to be met based on the harmonic voltage value; when the harmonic power balance of multiple times is met, acquiring harmonic power balance impedance values of all feeder lines, acquiring multiple harmonic impedance values of the target feeder lines, calculating compensation impedance according to the multiple harmonic impedance values and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance values of the target feeder lines based on the compensation impedance values; compared with the prior art, the technical scheme of the invention converts actual harmonic power in the power grid into first harmonic impedance based on the first relation by setting the harmonic voltage droop control strategy, can convert the actual power information into impedance information, provides convenience for subsequent operation and control, can timely discover harmonic problems in the power grid and take corresponding measures according to judging whether the harmonic voltage value meets multiple harmonic power balance or not, and calculates compensating impedance and compensates the harmonic impedance of a target feeder line on the premise of meeting multiple harmonic power balance; the harmonic voltage distortion can be effectively reduced, the harmonic characteristic of the power grid can be improved, and the integral harmonic suppression level of the power grid can be improved.
Drawings
FIG. 1 is a flow chart of an embodiment of a harmonic suppression method provided by the present invention;
FIG. 2 is a schematic diagram of an embodiment of a harmonic suppression device according to the present invention;
FIG. 3 is a schematic diagram of the feed line pre-compensation impedance of one embodiment provided by the present invention;
fig. 4 is a schematic diagram of feeder series compensation according to an embodiment of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are only some, but not all embodiments of the invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Embodiment 1, referring to fig. 1, fig. 1 is a schematic flow chart of an embodiment of a harmonic suppression method provided in the present invention, as shown in fig. 1, and the method includes steps 101 to 104, specifically as follows:
step 101: a harmonic voltage droop control strategy is set, and a first relation between harmonic power and harmonic impedance is determined.
In one embodiment, droop control is a simple and easy-to-implement control strategy, which is currently widely used in distributed microgrid voltage and frequency, and in this embodiment, by referring to droop control, a harmonic voltage droop control strategy is set.
In one embodiment, a harmonic voltage droop control strategy is set, where the harmonic voltage droop control strategy is as follows:
wherein V is H，n For the nth feeder H harmonic voltage value,is the rated value of H harmonic voltage of the nth feeder line, m is a droop control parameter, S d HR，n Is the actual harmonic power.
Preferably, forIdeally, the smaller and better the desired harmonic voltage of the grid system, the embodiment will +.>Set to 10% of the limit; for example, for a 10kV line, the 3 rd harmonic voltage content does not exceed 3.2%, whereby it is set to 3.2% 10% 10000=3.2V, i.e. +.>3.2.
In an embodiment, since the feeders in the power grid are used as units, if the harmonic power in each feeder is balanced, the system is balanced as a whole, but the feeder power is not matched due to the difference of the feeder impedance, so that the harmonic power flows between the feeders.
In one embodiment, when the harmonic power between the feeder lines in the power grid is balanced, the harmonic power balance formula is satisfied, wherein the harmonic power balance formula is as follows:
X H，1 S HR，1 ＝...＝X H，n S HR，n ＝...＝X H，N S HR，N ＝K；
wherein X is H，1 Represents the harmonic impedance of the 1 st feeder line, S HR，1 Represents the rated harmonic power of the load of the 1 st feeder line, X H，n Represents the harmonic impedance of the nth feeder line, S HR，n Represents the rated harmonic power, X of the load of the nth feeder line H，N Represents the harmonic impedance of the Nth feeder line, S HR，N And the rated harmonic power of the load of the Nth feeder line is represented, and K is a balance factor.
In one embodiment, when harmonic power in the feeder line is balanced, harmonic impedance of the feeder line and rated harmonic power of a load are obtained, and a balance factor is calculated.
Specifically, based on a harmonic power balance formula, the harmonic impedance of the feeder line and the rated harmonic power of the load are substituted into the harmonic power balance formula, and a balance factor is calculated.
In one embodiment, since the harmonic power and the impedance are related when the harmonic power of the system is balanced, in this embodiment, a first relationship between the harmonic power and the harmonic impedance is determined based on the balance factor, where the first relationship is as follows:
S HR，n ＝K/X H，n ；
wherein S is HR，n The harmonic power of the nth feeder line, K is a balance factor and X H，n Is the harmonic impedance of the nth feed line.
Step 102: the method comprises the steps of obtaining actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy.
In an embodiment, the actual harmonic power in the power grid is collected and substituted into the first relation, so that a first harmonic impedance is calculated based on the first relation, and conversion between the actual harmonic power and the first harmonic impedance is completed.
In an embodiment, when calculating the harmonic voltage value of the target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy, the harmonic voltage droop control strategy is updated based on the first relation to obtain the first harmonic voltage droop control strategy; substituting the first harmonic impedance into the first harmonic voltage droop control strategy, and calculating a harmonic voltage value of a target feeder line in the power grid.
Specifically, replacing a harmonic formula in the harmonic voltage droop control strategy by a first relation to obtain a first harmonic voltage droop control strategy, wherein the first harmonic voltage droop control strategy is as follows:
in an embodiment, the harmonic voltage value of the target feeder line in the power grid is obtained by directly solving the first harmonic voltage droop control strategy.
Step 103: and judging whether the harmonic voltage value meets multiple harmonic power balance or not, and if not, adjusting the first harmonic impedance to update the harmonic voltage value until the harmonic power balance is judged to be met based on the harmonic voltage value.
In one embodiment, multiple harmonic inductances of the target feed line are obtained, and each harmonic impedance of the target feed line is calculated based on the multiple harmonic inductances.
Specifically, substituting the multiple harmonic inductance into each subharmonic impedance calculation formula to obtain each subharmonic impedance of the target feeder line, wherein each subharmonic impedance calculation formula is as follows:
X HS,n ＝HωL H,n ；
wherein X is HS，n Is the nth harmonic impedance, H is the harmonic frequency, omega is the angular frequency, L H，n The nth harmonic inductance is the nth feeder line.
Preferably, in this embodiment, the case of 2-50 harmonics is considered, that is, the harmonic order has a value of 2-50.
Preferably, a 50Hz power frequency system is considered in this embodiment, and ω=2×pi×50 for a 50Hz power frequency system.
In an embodiment, the fundamental frequency negative sequence impedance of the target feeder is obtained simultaneously, and the second relation between the harmonic impedance and the fundamental frequency negative sequence impedance and the subharmonic impedance is determined based on the fundamental frequency negative sequence impedance and the subharmonic impedance.
Specifically, since the harmonic impedance is X composed of the fundamental negative sequence impedance Xneg, n+ and each subharmonic impedance HS，n Thus, a second relationship of the harmonic impedance to the fundamental negative sequence impedance and the respective subharmonic impedance is determined based on the fundamental negative sequence impedance and the respective subharmonic impedance, wherein the second relationship is as follows:
wherein X is H，n Is harmonic impedance, xneg, n is fundamental frequency negative sequence impedance, X HS，n Is the impedance of each subharmonic.
In an embodiment, the first harmonic voltage droop control strategy is updated based on the second relationship to obtain a second harmonic voltage droop control strategy.
Specifically, substituting the second relation into the second harmonic voltage droop control strategy to update the first harmonic voltage droop control strategy to obtain a second harmonic voltage droop control strategy, wherein the second harmonic voltage droop control strategy is as follows:
in one embodiment, control of the harmonic voltage has been converted to control of the feed line harmonic impedance based on the second harmonic voltage droop control strategy.
In an embodiment, when judging whether the harmonic voltage value meets multiple harmonic power balance, substituting the harmonic voltage value into the second harmonic voltage droop control strategy, judging whether the harmonic voltage value meets the second harmonic voltage droop control strategy, if yes, determining that the harmonic voltage value meets multiple harmonic power balance, and if not, determining that the harmonic voltage value does not meet multiple harmonic power balance.
Preferably, in addition to determining whether the multiple harmonic power balance is satisfied by the harmonic voltage value, it may be determined whether the multiple harmonic power balance is satisfied based on each of the harmonic impedances.
Preferably, multiple harmonic impedance in the current feeder line is obtained, the multiple harmonic impedance is substituted into the second harmonic voltage droop control strategy, whether the multiple harmonic impedance meets the second harmonic voltage droop control strategy is judged, if yes, the multiple harmonic impedance is determined to meet multiple harmonic power balance, and if not, the multiple harmonic impedance is determined to not meet multiple harmonic power balance.
In one embodiment, harmonic power balance is realized by adjusting reactance energy of each subharmonic, and harmonic fluctuation and coupling influence of a power grid are restrained; i.e. adjusting the reactance ωl of each subharmonic in the second harmonic voltage droop control strategy H,n 。
Step 104: and when the multiple harmonic power balance is determined to be satisfied, acquiring harmonic power balance impedance values of all feeder lines, acquiring multiple harmonic impedance of the target feeder lines, calculating compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder lines based on the compensation impedance.
In one embodiment, the multiple harmonic impedance in the second harmonic voltage droop control strategy is taken as the respective feeder harmonic power balance impedance value when multiple harmonic power balances are determined to be satisfied.
In an embodiment, when obtaining the harmonic power balance impedance value of each feeder line, obtaining a calculation formula of the harmonic power balance impedance value of each feeder line based on the second harmonic voltage droop control strategy, and calculating to obtain the harmonic power balance impedance value of each feeder line based on the calculation formula of the harmonic power balance impedance value of each feeder line; the calculation formula of the harmonic power balance impedance value of each feeder line is as follows:
in an embodiment, when calculating the compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line, substituting the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line into a preset compensation impedance calculation formula to calculate the compensation impedance, where the compensation impedance calculation formula is as follows:
in the formula, HX 2 To compensate for impedance, H is the harmonic order, ω is the angular frequency, L H,n HX is the nth harmonic inductance of the nth feeder line 1 Is a multiple harmonic impedance.
In an embodiment, the mode of compensating the harmonic impedance of the line may be series connection, parallel connection, or a mixture of series and parallel connection, so that the feeder line may be simplified into line impedance and capacitance to ground, as shown in fig. 3, fig. 3 is a schematic diagram of impedance before compensating the feeder line, where B is line capacitance to ground, and R is line impedance; when compensating for the line harmonic impedance in series, as shown in fig. 4, fig. 4 is a schematic diagram of the feeder series compensation.
Embodiment 2, referring to fig. 2, fig. 2 is a schematic structural diagram of an embodiment of a harmonic suppression device provided by the present invention, and as shown in fig. 2, the device includes a harmonic voltage droop control policy setting module 201, a harmonic voltage value calculating module 202, a harmonic power balance judging module 203, and a compensating impedance calculating module 204, which are specifically as follows:
the harmonic voltage droop control policy setting module 201 is configured to set a harmonic voltage droop control policy, and determine a first relationship between harmonic power and harmonic impedance.
The harmonic voltage value calculation module 202 is configured to obtain an actual harmonic power in the power grid, convert the actual harmonic power into a first harmonic impedance based on the first relationship, and calculate a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control policy.
The harmonic power balance judging module 203 is configured to judge whether the harmonic voltage value satisfies multiple harmonic power balances, and if not, adjust the first harmonic impedance to update the harmonic voltage value until multiple harmonic power balances are satisfied based on the harmonic voltage value.
The compensation impedance calculation module 204 is configured to obtain harmonic power balance impedance values of each feeder line when multiple harmonic power balance is determined to be satisfied, obtain multiple harmonic impedance of the target feeder line at the same time, calculate compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of each feeder line, and compensate the harmonic impedance of the target feeder line based on the compensation impedance.
In an embodiment, the harmonic voltage droop control policy setting module 201 is configured to set a harmonic voltage droop control policy, where the harmonic voltage droop control policy is as follows:
wherein V is H，n For the nth feeder H harmonic voltage value,is the nth feeder H-order harmonic electricPressure rating, m is sag control parameter, S d HR，n Is the actual harmonic power.
In one embodiment, the harmonic voltage droop control policy setting module 201 is configured to determine a first relationship between harmonic power and harmonic impedance, and specifically includes: when harmonic power in a feeder line is balanced, acquiring harmonic impedance of the feeder line and rated harmonic power of a load, and calculating a balance factor; based on the balance factor, a first relationship between harmonic power and harmonic impedance is determined, wherein the first relationship is as follows:
S HR，n ＝K/X H，n ；
wherein S is HR，n The harmonic power of the nth feeder line, K is a balance factor and X H，n Is the harmonic impedance of the nth feed line.
In one embodiment, the harmonic voltage value calculation module 202 is configured to calculate a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control policy, and specifically includes: updating the harmonic voltage droop control strategy based on the first relation to obtain a first harmonic voltage droop control strategy; substituting the first harmonic impedance into the first harmonic voltage droop control strategy, and calculating a harmonic voltage value of a target feeder line in a power grid; the first harmonic voltage droop control strategy is as follows:
in an embodiment, the harmonic power balance determining module 203 is configured to determine whether the harmonic voltage value satisfies multiple harmonic power balances, and further includes: acquiring multiple harmonic inductances of the target feeder line, and calculating each harmonic impedance of the target feeder line based on the multiple harmonic inductances; simultaneously acquiring the fundamental frequency negative sequence impedance of the target feeder line, and determining a second relation between the harmonic impedance and the fundamental frequency negative sequence impedance and between the harmonic impedance and each subharmonic impedance based on the fundamental frequency negative sequence impedance and each subharmonic impedance; and updating the first harmonic voltage droop control strategy based on the second relation to obtain a second harmonic voltage droop control strategy.
In one embodiment, the harmonic power balance determination module 203 is configured to determine whether the harmonic voltage value satisfies multiple harmonic power balances, and specifically includes: substituting the harmonic voltage value into the second harmonic voltage droop control strategy, judging whether the harmonic voltage value meets the second harmonic voltage droop control strategy, if so, determining that the harmonic voltage value meets multiple harmonic power balance, otherwise, determining that the harmonic voltage value does not meet multiple harmonic power balance.
In one embodiment, the compensation impedance calculating module 204 is configured to calculate a compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line, and specifically includes:
substituting the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line into a preset compensation impedance calculation formula to calculate the compensation impedance, wherein the compensation impedance calculation formula is as follows:
HX 2 ＝HωL H,n -HX 1 ；
in the formula, HX 2 To compensate for impedance, H is the harmonic order, ω is the angular frequency, L H,n HX is the nth harmonic inductance of the nth feeder line 1 Is a multiple harmonic impedance.
It will be clear to those skilled in the art that, for convenience and brevity of description, reference may be made to the corresponding process in the foregoing method embodiment for the specific working process of the above-described apparatus, which is not described in detail herein.
It should be noted that the embodiments of the harmonic suppression device described above are merely illustrative, and the modules described as separate components may or may not be physically separated, and components shown as modules may or may not be physical units, may be located in one place, or may be distributed over multiple network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
On the basis of the above-mentioned embodiments of the harmonic suppression method, another embodiment of the present invention provides a harmonic suppression terminal device, which includes a processor, a memory, and a computer program stored in the memory and configured to be executed by the processor, where the processor executes the computer program to implement the harmonic suppression method according to any one of the embodiments of the present invention.
Illustratively, in this embodiment the computer program may be partitioned into one or more modules, which are stored in the memory and executed by the processor to perform the present invention. The one or more modules may be a series of computer program instruction segments capable of performing specific functions for describing the execution of the computer program in the harmonic rejection terminal device.
The harmonic suppression terminal equipment can be computing equipment such as a desktop computer, a notebook computer, a palm computer and a cloud server. The harmonic rejection terminal device may include, but is not limited to, a processor, a memory.
The processor may be a central processing unit (Central Processing Unit, CPU), other general purpose processors, digital signal processors (Digital Signal Processor, DSP), application specific integrated circuits (Application Specific Integrated Circuit, ASIC), off-the-shelf programmable gate arrays (Field-Programmable Gate Array, FPGA) or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, or the like. The general purpose processor may be a microprocessor or the processor may be any conventional processor or the like, which is a control center of the harmonic suppression terminal device, and connects the respective parts of the entire harmonic suppression terminal device using various interfaces and lines.
The memory may be used to store the computer program and/or module, and the processor may implement various functions of the harmonic suppression terminal device by running or executing the computer program and/or module stored in the memory and invoking data stored in the memory. The memory may mainly include a storage program area and a storage data area, wherein the storage program area may store an operating system, an application program required for at least one function, and the like; the storage data area may store data created according to the use of the cellular phone, etc. In addition, the memory may include high-speed random access memory, and may also include non-volatile memory, such as a hard disk, memory, plug-in hard disk, smart Media Card (SMC), secure Digital (SD) Card, flash Card (Flash Card), at least one disk storage device, flash memory device, or other volatile solid-state storage device.
On the basis of the embodiment of the harmonic suppression method, another embodiment of the present invention provides a storage medium, where the storage medium includes a stored computer program, and when the computer program runs, the device where the storage medium is controlled to execute the harmonic suppression method according to any one of the embodiments of the present invention.
In this embodiment, the storage medium is a computer-readable storage medium, and the computer program includes computer program code, where the computer program code may be in a source code form, an object code form, an executable file, or some intermediate form, and so on. The computer readable medium may include: any entity or device capable of carrying the computer program code, a recording medium, a U disk, a removable hard disk, a magnetic disk, an optical disk, a computer Memory, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), an electrical carrier signal, a telecommunications signal, a software distribution medium, and so forth. It should be noted that the computer readable medium contains content that can be appropriately scaled according to the requirements of jurisdictions in which such content is subject to legislation and patent practice, such as in certain jurisdictions in which such content is subject to legislation and patent practice, the computer readable medium does not include electrical carrier signals and telecommunication signals.
In summary, the first relation between the harmonic power and the harmonic impedance is determined by setting a harmonic voltage droop control strategy; converting the obtained actual harmonic power in the power grid into first harmonic impedance based on a first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on a first harmonic impedance and a harmonic voltage droop control strategy; judging whether the harmonic voltage value meets the multiple harmonic power balance or not, acquiring harmonic power balance impedance values of all feeder lines when the multiple harmonic power balance is confirmed to be met, acquiring multiple harmonic impedance of a target feeder line at the same time, calculating compensation impedance according to the harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder line based on the compensation impedance; compared with the prior art, the technical scheme of the invention can improve the overall harmonic suppression level of the power grid and ensure the stable operation and quality of the power system.
The foregoing is merely a preferred embodiment of the present invention, and it should be noted that modifications and substitutions can be made by those skilled in the art without departing from the technical principles of the present invention, and these modifications and substitutions should also be considered as being within the scope of the present invention.
Claims (10)
1. A method of harmonic suppression, comprising:
setting a harmonic voltage droop control strategy, and determining a first relation between harmonic power and harmonic impedance;
acquiring actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy;
judging whether the harmonic voltage value meets multiple harmonic power balance or not, if not, adjusting the first harmonic impedance to update the harmonic voltage value until the harmonic power balance is judged to be met based on the harmonic voltage value;
and when the multiple harmonic power balance is determined to be satisfied, acquiring harmonic power balance impedance values of all feeder lines, acquiring multiple harmonic impedance of the target feeder lines, calculating compensation impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder lines based on the compensation impedance.
2. A harmonic suppression method as in claim 1 wherein a harmonic voltage droop control strategy is provided, wherein the harmonic voltage droop control strategy is as follows:
wherein V is H,n For the nth feeder H harmonic voltage value,is the rated value of H harmonic voltage of the nth feeder line, m is a droop control parameter, S d HR,n Is the actual harmonic power.
3. A method of harmonic suppression as claimed in claim 2 wherein determining a first relationship between harmonic power and harmonic impedance comprises:
when harmonic power in a feeder line is balanced, acquiring harmonic impedance of the feeder line and rated harmonic power of a load, and calculating a balance factor;
based on the balance factor, a first relationship between harmonic power and harmonic impedance is determined, wherein the first relationship is as follows:
S HR,n ＝K/X H,n ；
wherein S is HR,n The harmonic power of the nth feeder line, K is a balance factor and X H,n Is the harmonic impedance of the nth feed line.
4. A method of harmonic suppression as claimed in claim 3 wherein calculating a harmonic voltage value of a target feeder in a power grid based on the first harmonic impedance and the harmonic voltage droop control strategy comprises:
updating the harmonic voltage droop control strategy based on the first relation to obtain a first harmonic voltage droop control strategy;
substituting the first harmonic impedance into the first harmonic voltage droop control strategy, and calculating a harmonic voltage value of a target feeder line in a power grid;
the first harmonic voltage droop control strategy is as follows:
5. the method of harmonic suppression according to claim 4, wherein determining whether the harmonic voltage value satisfies a plurality of harmonic power balances further comprises:
acquiring multiple harmonic inductances of the target feeder line, and calculating each harmonic impedance of the target feeder line based on the multiple harmonic inductances;
simultaneously acquiring the fundamental frequency negative sequence impedance of the target feeder line, and determining a second relation between the harmonic impedance and the fundamental frequency negative sequence impedance and between the harmonic impedance and each subharmonic impedance based on the fundamental frequency negative sequence impedance and each subharmonic impedance;
and updating the first harmonic voltage droop control strategy based on the second relation to obtain a second harmonic voltage droop control strategy.
6. The method for harmonic suppression according to claim 5, wherein determining whether the harmonic voltage value satisfies a multiple harmonic power balance comprises:
substituting the harmonic voltage value into the second harmonic voltage droop control strategy, judging whether the harmonic voltage value meets the second harmonic voltage droop control strategy, if so, determining that the harmonic voltage value meets multiple harmonic power balance, otherwise, determining that the harmonic voltage value does not meet multiple harmonic power balance.
7. A method of harmonic suppression as in claim 1 wherein calculating the compensation impedance based on the multiple harmonic impedance and the respective feeder harmonic power balance impedance values comprises:
substituting the multiple harmonic impedance and the harmonic power balance impedance value of each feeder line into a preset compensation impedance calculation formula to calculate the compensation impedance, wherein the compensation impedance calculation formula is as follows:
HX 2 ＝HωL H,n -HX 1 ；
in the formula, HX 2 To compensate for impedance, H is the harmonic order, ω is the angular frequency, L H,n HX is the nth harmonic inductance of the nth feeder line 1 Is a multiple harmonic impedance.
8. A harmonic suppression apparatus, comprising: a harmonic voltage droop control strategy setting module, a harmonic voltage value calculating module, a harmonic power balance judging module and a compensating impedance calculating module;
the harmonic voltage droop control strategy setting module is used for setting a harmonic voltage droop control strategy and determining a first relation between harmonic power and harmonic impedance;
the harmonic voltage value calculation module is used for obtaining actual harmonic power in a power grid, converting the actual harmonic power into first harmonic impedance based on the first relation, and calculating a harmonic voltage value of a target feeder line in the power grid based on the first harmonic impedance and the harmonic voltage droop control strategy;
the harmonic power balance judging module is used for judging whether the harmonic voltage value meets multiple harmonic power balances or not, and if not, the first harmonic impedance is adjusted so as to update the harmonic voltage value until the harmonic voltage value is judged to meet multiple harmonic power balances based on the harmonic voltage value;
the compensating impedance calculating module is used for acquiring harmonic power balance impedance values of all feeder lines when the fact that multiple harmonic power balance is met is determined, acquiring multiple harmonic impedance of the target feeder line at the same time, calculating compensating impedance according to the multiple harmonic impedance and the harmonic power balance impedance values of all feeder lines, and compensating the harmonic impedance of the target feeder line based on the compensating impedance.
9. Terminal device, characterized by comprising a processor, a memory and a computer program stored in the memory and configured to be executed by the processor, the processor implementing the harmonic suppression method according to one of claims 1 to 7 when the computer program is executed.
10. A computer readable storage medium, characterized in that the computer readable storage medium comprises a stored computer program, wherein the computer program, when run, controls a device in which the computer readable storage medium is located to perform the harmonic suppression method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311374192.8A CN117424234A (en) | 2023-10-23 | 2023-10-23 | Harmonic suppression method, device, equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311374192.8A CN117424234A (en) | 2023-10-23 | 2023-10-23 | Harmonic suppression method, device, equipment and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117424234A true CN117424234A (en) | 2024-01-19 |
Family
ID=89524176
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311374192.8A Pending CN117424234A (en) | 2023-10-23 | 2023-10-23 | Harmonic suppression method, device, equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117424234A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN118157136A (en) * | 2024-05-09 | 2024-06-07 | 华能(浙江)能源开发有限公司清洁能源分公司 | Marine power generation harmonic wave treatment method and system based on harmonic wave compensation and impedance adjustment |
-
2023
- 2023-10-23 CN CN202311374192.8A patent/CN117424234A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN118157136A (en) * | 2024-05-09 | 2024-06-07 | 华能(浙江)能源开发有限公司清洁能源分公司 | Marine power generation harmonic wave treatment method and system based on harmonic wave compensation and impedance adjustment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN117424234A (en) | Harmonic suppression method, device, equipment and storage medium | |
| Eskandari et al. | Microgrid operation improvement by adaptive virtual impedance | |
| CN109768565B (en) | Passive impedance adapter parameter design method and device suitable for flexible direct current | |
| CN114977172A (en) | Power grid carbon energy mixed flow optimization method and device, terminal and storage medium | |
| CN105449707A (en) | Distributed photovoltaic power generation access method | |
| Arunsankar et al. | Optimal controller for mitigation of harmonics in hybrid shunt active power filter connected distribution system: An EGOANN technique | |
| CN111262283A (en) | Cooperative control method for AC/DC micro-grid converter cascade system | |
| Lopez et al. | VSI LC filter optimized by a genetic algorithm from connected to island microgrid operation | |
| Verma et al. | Application of modified Gauss-Zbus iterations for solving the load flow problem in active distribution networks | |
| CN102044877A (en) | Designing method of equivalent triple-tuned filter based on single-tuned filter | |
| Dixit et al. | An overview of placement of TCSC for enhancement of power system stability | |
| Mousazadeh Mousavi et al. | Secondary‐control‐based harmonics compensation scheme for voltage‐and current‐controlled inverters in islanded microgrids | |
| CN114362186B (en) | Power system tide adjusting method, device, equipment and storage medium | |
| CN113178870B (en) | Fixed value setting method, device, equipment and storage medium of power system | |
| CN111711201B (en) | Coordination control method and device for reactive power compensation device of direct current transmission system | |
| CN114491384A (en) | Multi-harmonic responsibility division method based on Shapley method | |
| CN110120669B (en) | Grid frame adjusting method and device for limiting short-circuit current of power grid and terminal equipment | |
| CN114037157A (en) | Distributed photovoltaic locating and sizing optimization method, system, equipment and storage medium | |
| CN112615378A (en) | Distribution network high-frequency resonance frequency shift method and device and computer readable storage medium | |
| CN206004312U (en) | A kind of alternating current filter fling-cut system | |
| CN110048431B (en) | Reactive power optimization method, device, equipment and storage medium for power distribution network | |
| CN114243804B (en) | Distributed power supply voltage dispersion coordination control method and device for micro-grid | |
| Sirjani et al. | An improved cuckoo search algorithm for voltage stability enhancement in power transmission networks | |
| CN114825486B (en) | Reactive current support coefficient correction method and device for inverter | |
| CN110718912B (en) | Method and device for determining optimal electrical distance of power grid |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |