CN1172232C - Reginal-block scanning display and relative devices - Google Patents
Reginal-block scanning display and relative devices Download PDFInfo
- Publication number
- CN1172232C CN1172232C CNB021224501A CN02122450A CN1172232C CN 1172232 C CN1172232 C CN 1172232C CN B021224501 A CNB021224501 A CN B021224501A CN 02122450 A CN02122450 A CN 02122450A CN 1172232 C CN1172232 C CN 1172232C
- Authority
- CN
- China
- Prior art keywords
- display
- pixel data
- unit
- viewing area
- visualization unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
The present invention provides a display and relative devices. The display device comprises a primary display area with multiple rows and multiple columns of display units for displaying graphic pictures, wherein each display unit can display a part of the graphic picture according to corresponding pixel data. The primary display area of the display is divided into many minor subdisplay areas used as display area blocks (tile), wherein each area block has multiple rows and multiple columns of display units; the number of rows and columns of the display units in each area block is respectively fewer than that of the display units in the primary display area. After transmission pixel data sequence is received by the display, the adjacent pixel data can be displayed in the same area block.
Description
Invention field
The invention provides a kind of display and relevant apparatus, refer to especially a kind of the viewing area is divided into a plurality of blocks, and be display and relevant apparatus that unit carries out scanning imaging with the block.
Background technology
Display one of the most important man-machine interface of computer system of can saying so.Display can computer system is important message, data and data be shown to the user with graphic picture; And display also can be as graphic user interface (GUI, Graphic User Interface); Allow the user can simply intuitively control computer system.Development along with information society, increasing information will present with visual manner, similarly be CAD (computer aided design) (CAD, Computer Aided Design), carry out Image communicating with far-end network, represent the computer data analog result or computer system will be carried out vision real-time interactive (real-time interaction) with the user, all desirability can better display; Therefore the relevant adapting device (similarly being display card) in display and the computer system all is the emphasis of present information industry research and development.
Please refer to Fig. 1.Fig. 1 knows the functional block diagram that display 20 is used for a computer system 10.Be provided with central processing unit 12, north bridge circuit 14A, south bridge circuit 14B, peripheral unit 14C and display card 16 in the computer system 10.20 of displays come the display graphics picture with a main viewing area 22.Central processing unit 12 is used for the running of controlling computer system 10; North bridge circuit 14A is used for controlling the information transmission between central processing unit 12 and the display card 16, and south bridge circuit 14B then is used for controlling the information transmission that central processing unit 12 sees through north bridge circuit 14A and peripheral unit 14C.Peripheral unit 14C can comprise input media (as keyboard, mouse) and storage device (as CD player, hard disk) etc.And transmission display card 16,12 energy of central processing unit are shown in display 20 with data information with graphics mode.Then be provided with a treatment circuit 18A and a storer 18B (can be random access memory) in the display card 16.Certainly, some north bridge circuit 14A is integrated into one with treatment circuit 18A now, and the employed storer 18B of treatment circuit 18A is exactly the system storage on computer system 10 motherboards.
In display 20, main viewing area 22 is provided with the visualization unit A that multirow and multiple row are arranged; And the controller 24 that is used for controlling these visualization unit A.As shown in Figure 1, a plurality of visualization unit A that arrange the direction of arrow 25 (just along) from left to right can be divided into delegation, and the delegation of Fig. 1 the top is signable to be row Rp (0), and inferior delegation then is denoted as capable Rp (1), by that analogy; If it is capable to be provided with M in the main viewing area 22, then the delegation of below is then signable among Fig. 1 is row Rp (M-1).When main viewing area 22 will show a graphic picture, each visualization unit A just can show the part (this graphic picture pixel just) of this graphic picture according to the pixel data of a correspondence; Comprehensive each visualization unit is shown, just can be combined into complete graphic picture in main viewing area 22.In order to control main viewing area 22 content displayed, be provided with a plurality of storage unit D among the storer 18B, each storage unit D is corresponding to a visualization unit A, and each storage unit D is used for storing a pixel data.When computer system 10 will show a graphic picture with main viewing area 22, can will be temporary among the storer 18B corresponding to the data of this graphic picture earlier, treatment circuit 18A can be further reads data among the storer 18B according to the control of central processing unit 12, and carry out Flame Image Process to calculate corresponding pixel data, again each pixel data is written back among each storage unit D of storer 18B.These many pixel datas forming this graphic picture can see through treatment circuit 18A again, in regular turn these pixel datas are transferred to controller 24 stroke by stroke.In the display of knowing 20, controller 24 can be according to these pixel datas by each visualization unit of row control, so that in main viewing area 22 this graphic picture is shown after receiving the pixel data of sequence.
For further specifying the situation of knowing display 20 middle controllers 24 each visualization unit D of control, please continue with reference to figure 2A (and simultaneously with reference to figure 1).Fig. 2 A is a synoptic diagram of knowing visualization unit control sequence in the display 20.For the clear order that indicates controller 24 each visualization unit video picture of control, each visualization unit A is in addition with bracket inner digital foot mark order of representation.Just as shown in Fig. 2 A, when controller 24 will be controlled each visualization unit A video picture according to pixel data stroke by stroke, meeting was according to the first stroke Data Control visualization unit A (0) video picture, again according to a time data control visualization unit A (1) video picture, and the rest may be inferred.If if be provided with N row visualization unit in the main viewing area 22, then controller 24 can be controlled visualization unit A (0), A (1) or the like visualization unit according to N pixel data earlier in regular turn, up to all video pictures in regular turn of all N visualization unit (up to visualization unit A (N-2), A (N-1)) of row Rp (0).Next controller 24 can be according to N the visualization unit video picture (according to order, just visualization unit A (N), A (N+1) are up to visualization unit A (2N-2), A (2N-1)) of follow-up N pixel data control time delegation (just capable Rp (1)).Controller 24 is controlled each the visualization unit video picture in each row line by line line by line, up to the visualization unit A ((M-2) * N) of row Rp (M-2) to visualization unit A (M-1) * N-1) and last column visualization unit A (M-1) * N from left to right) to visualization unit A (M*N-2), A (M*N-1), finish the video picture of all M*N visualization unit in the main viewing area 22 controlled.According to above-mentioned this from left to right, the mode of control line by line, controller 24 just can be according to the corresponding visualization unit video picture of pixel data control stroke by stroke.
As previously mentioned, the treatment circuit 18A in the display card 16 also can share the work of central processing unit 12 except pixel data is transferred to controller 24 in regular turn, carries out Flame Image Process earlier to produce the pixel data of each visualization unit.With the viewpoint of Flame Image Process, the pixel data of adjacent visualization unit also has comparatively close association each other in the main viewing area 22, can look as a whole generally.That is to say that under general situation, in a graphic picture, the color that adjacent visualization unit shows, brightness also can be more or less the same.For instance, at computer simulation image (CG, Computer Graphics) in the field, reverse sawtoothization (anti-alias) is exactly that color is suitably added on strong border, the close gradually layer that exposes with contrasting in the graphic picture, so that make graphic picture seem more pleasing.Because the pixel data of adjacent visualization unit association when Flame Image Process is comparatively close, form the next base unit of a block with adjacent visualization unit as Flame Image Process, Flame Image Process is carried out more efficiently.Please refer to Fig. 2 B (and simultaneously with reference to figure 1 and Fig. 2 A).Fig. 2 B is the synoptic diagram that adjacent visualization unit forms a Flame Image Process basic block; As Fig. 2 A, each visualization unit A is an order of representing the controlled video picture of each visualization unit with the numeral foot mark in the bracket among Fig. 2 B.The a plurality of adjacent visualization unit of supposing, Nt capable with Mt row form a block (Mt, Nt are respectively less than total line number M and total columns N of main viewing area 22), and the situation after then main viewing area 22 blocks are divided is just shown in Fig. 2 B.Wherein first block is signable is block Tp (0), forms (so always having Mt*Nt visualization unit) by row Rp (0) to preceding Nt visualization unit of the every row of Rp (M-1).In like manner, second block (being denoted as Tp (1)), then form to inferior Nt the visualization unit of Rp (Mt-1) by row Rp (0), comprising the row Rp (0) visualization unit A (Nt) to A (2Nt-1) or the like, up to the row Rp (Mt-1) visualization unit A ((Mt-1) * N+Nt) to visualization unit A ((Mt-1) * N+2Nt-1)).At last, the main viewing area 22 of the capable N row of M should be able to mark off (M*N)/(Mt*Nt) individual block, last block (just being denoted as the block of Tp ((M*N)/(Mt*Nt)-1)), be to Rp (M-1) by row Rp (M-Mt), last Nt visualization unit of each row forms, comprising the visualization unit A that capable Rp (M-Mt) arranged ((M-Mt+1) * N-Nt) to A ((M-Mt+1) * N-1), and the row Rp (M-1) visualization unit A (M*N-Nt) to A (M*N-1).
Discussed as the front, pixel data among the treatment circuit 18A meeting access memory 18B in the computer system 10 is to carry out Flame Image Process, read the data of each pixel among the storer 18B again, transfer to controller 24 stroke by stroke, make controller 24 can make each visualization unit video picture according to the order among Fig. 2 A.Because each storage unit is used for storing the pixel data of a corresponding visualization unit among the storer 18B, the configuration of each storage unit (allocation) also can influence the access efficiency of treatment circuit 18A to each pixel data of storer 18B.Please refer to Fig. 3 A (and in the lump with reference to figure 2A).Fig. 3 A be storer 18B under a linear address (linear address) pattern, the synoptic diagram of each storage unit D configuration scenario.In order to indicate the visualization unit of each storage unit correspondence, each storage unit D also represents the numeral foot mark (the numeral foot mark of each visualization unit among Fig. 2 A just) of the visualization unit of this storage unit correspondence among Fig. 3 A with the numeral foot mark in the bracket; What in other words, store among the storage unit D (m) is exactly the pixel data of visualization unit A (m).As shown in Figure 3A, the linear address pattern of storer 18B will be stored in contiguous storage unit with N pixel data of delegation's visualization unit exactly; For instance, N the visualization unit A (0) of row Rp (0) is to A (N-1), and N corresponding pixel data just is stored in N continuous among the storer 18B storage unit D (0) to D (N-1).Next, N the visualization unit A (N) of row Rp (1) is to A (2N-1), and N data of correspondence just are stored in inferior N the storage unit among the storer 18B (just storage unit D (N) is to D (2N-1)).At last, N the visualization unit of row Rp (M-1) then come video picture according to storage unit D ((M-1) * N) to N the pixel data of storage unit D (M*N-1).With the linear address pattern among Fig. 3 A, when the treatment circuit 18A in the display card 16 will transfer to controller 24 with pixel data, because also being the order with visualization unit A (0), A (1), controller 24 makes each visualization unit video picture, treatment circuit 18A just can directly be transmitted by storage unit D (0) beginning of storer 18B continuously, the pixel data of storage unit D (0), D (1) or the like storage unit is transferred to controller 24 by pen, cooperate controller 24 to make graphic picture be shown in main viewing area 22.
Though storer 18B linear address pattern can be pursued the controller 24 that pen transfers to display 20 with direct each pixel data easily among Fig. 3 A, when treatment circuit 18A will carry out Flame Image Process, will variation to the efficient of storer 18B access.Please refer to Fig. 3 B (and simultaneously with reference to figure 2B).Fig. 3 B is under the linear address pattern, storer 18B when Flame Image Process by the synoptic diagram of access context.As Fig. 2 B and related description discussion, it is comparatively convenient that treatment circuit 18A is according to block that unit carries out Flame Image Process.But when treatment circuit 18A wants the related pixel data of a block of access to carry out Flame Image Process, because include the visualization unit that is distributed in each row in each block, so treatment circuit 18A will carry out discontinuous access, could obtain pixel datas all in the block smoothly.Shown in Fig. 3 B, when treatment circuit 18A wants the pixel data of each visualization unit among the access block Tp (0), a necessary access Nt pixel data in a N storage unit earlier, next must stride to the follow-up N storage unit access Nt pixel data again, by that analogy, in N storage unit of stored row Rp (Mt-1) pixel data, obtain Nt the pixel data of last column among the block Tp (0) at last.Under existing memory access technique, access memory relates to operating from page or leaf (off page) of storer discontinuously, whenever carries out once all will spending the extra time from page or leaf; Therefore, though the linear address pattern can transfer to controller 24 (as Fig. 3 A and related description) with pixel data in the mode of consecutive access, when tile images is handled, but can cause the efficient of access, processing to reduce because of discontinuous access.
With respect to the linear address pattern among Fig. 3 A, the 3B, also have the method for another kind of memory configurations, be called block mode.Please refer to Fig. 4 A, 4B (and Fig. 3 B).Fig. 4 A, 4B are respectively the synoptic diagram that Flame Image Process access and pixel data transmission are carried out in the block mode configuration down; Fig. 4 A, 4B continue to use the mark mode of Fig. 3 A, 3B, store the pixel data of visualization unit A (m) with storage unit D (m).Under the block mode configuration, each visualization unit in same block, its corresponding pixel data can exist in the storage unit of storer 18B continuous adjacent.Shown in Fig. 4 A, visualization unit among the block Tp (0) (visualization unit A (0), the A (1) that comprises capable Rp (0) to visualization unit A (N), the A (N+1) of A (Nt-1), row Rp (1) to A (N+Nt-1) or the like, visualization unit A (Mt-1) * N to row Rp (Mt-1)) to Mt*Nt the visualization unit of A ((Mt-1) * N+Nt-1)) a pairing Mt*NT visualization data, can be stored in Mt*Nt the storage unit of continuous adjacent among the storer 18B.In like manner, Mt*Nt the pixel data that block Tp (1) is corresponding, include corresponding to the row Rp (0) visualization unit A (Nt) to A (2Nt-1), the visualization unit A ((Mt-1) * N+Nt) that arrives row Rp (Mt-1) also can be stored in Mt*Nt the storage unit of follow-up continuous adjacent to A ((Mt-1) * N+2N-1).At last, Mt*Nt the pixel data of block Tp (M*N/ (Mt*Nt)-1) then is stored in last Mt*Nt the storage unit of M*N continuous memory cell.
Just shown in Fig. 4 A, under the memory configurations of block mode, when treatment circuit 18A wants the pixel data of each block of access to do Flame Image Process, just can carry out consecutive access, linear address pattern that needn't image pattern 3, need cross over incoherent storage unit discontinuously could complete all pixel datas that read a block.Yet, shown in Fig. 4 B, when treatment circuit 18A will transfer to controller 24 when demonstrating graphic picture by pen with each pixel data, because controller 24 is to make each visualization unit video picture in regular turn in the mode by row among Fig. 2 A, so treatment circuit 18A also will read the pixel data among the storer 18B according to same order, transfers to controller 24 more in regular turn.For instance, when treatment circuit 18A will transfer to control circuit 24 with N the pixel data of row Rp (0), just must be by reading the pixel data that belongs to the Nt pen of capable Rp (0) among the block Tp (0) in the Mt*Nt storage unit, be across to again in the follow-up Mt*Nt storage unit, read the pixel data that the other Nt pen of block Tp (1) belongs to capable Rp (0), the rest may be inferred, to Mt*Nt the storage unit that stores block Tp (N/Nt-1), read last Nt the pixel data of capable Rp (0) at last.With above mode, all pixel datas that treatment circuit 24 could complete collection row Rp (0), and transfer to controller 24 in regular turn allow can give way the in regular turn visualization unit video picture of Rp (0) of controller 24.
How comprehensive above discussion knows that in the linear address pattern of Fig. 3 A, 3B, treatment circuit 24 can read storer 18B continuously pixel data is transferred to controller 24 in regular turn by pen; But when Flame Image Process, the access pixel data just can carry out Flame Image Process discontinuously.Relatively, under the block mode of Fig. 4 A, 4B, treatment circuit 24 is reads pixel data continuously, makes things convenient for Flame Image Process; But in the time of pixel data will being transferred to controller 24,, and to carry out discontinuous access, influence efficient again because will cooperate the order of controller 24 control visualization unit.With example practically the above-mentioned fact is described, with present general display, main viewing area is provided with 768*1024 visualization unit (being M=768, N=1024), and under very color (true color) showed, each visualization unit had the pixel data of 32 bits (bit).And in the 64 general bit storeies, be divided into a paging (page) with 10 address wires, so each paging is provided with 2048 storage unit, each storage unit can store a pixel data.As previously mentioned, cross over paging if will carry out discontinuous reading, will be because of reducing access efficiency from page or leaf (offpage).This is to carry out precharge (pre-charge) and drive ability such as (active) operation addressing access because storer from the page or leaf access time, also will additionally expend time in.On the other hand, in general, the block of Flame Image Process forms (being Mt=Nt=32) by 32*32 visualization unit.Because have 2048 storage unit in the paging of storer, so under linear address pattern, a paging can store 2048 corresponding pixel datas of two capable (1024 visualization unit of every row, the storage unit of 1024 correspondences of needs); Under block mode, a paging also can store 2048 corresponding pixel datas of two blocks (every block has 32*32 visualization unit, needs 1024 storage unit).
Under linear address pattern, when treatment circuit 18A wanted the pixel data of each block correspondence of access, during 32*32 pixel data of every access one block, treatment circuit 18A wanted access to be scattered in the pixel data of 32 row; And, to carry out 16 times from page or leaf (please refer to Fig. 3 B) so collect the pixel data of a block because store the pixel data of two row in the paging.Because 24*32 block arranged in the main viewing area, handle so want all blocks in the access master viewing area to make image, it is inferior to page or leaf to carry out 16*24*32 (=12288).When treatment circuit 18A will read the data of storer 18B and when transferring to controller 24 in regular turn, because a paging has the pixel data of two row visualization unit, 768 row be arranged in the main viewing area, so it is inferior from page or leaf, as shown in Figure 3A to carry out 768/2 (=384).
Under block mode, when treatment circuit 18A wants the pixel data of each block correspondence of access,, 24*32 block arranged in the main viewing area because the pixel data of two block visualization unit is arranged in the paging, so it is inferior from page or leaf, as shown in Figure 4 to carry out (24*32)/2 (=384).And shown in Fig. 4 B, when treatment circuit 18A will be in regular turn transfers to controller 24 with the pixel data of every row, treatment circuit 18A will cross over 32 complete 1024 pixel datas collecting delegation's visualization unit of blocks ability, each paging has the pixel data of two blocks, and 768 row are arranged in the main viewing area, so need 768* (32/2) (=12288) inferior from page or leaf.
By above-mentioned data as can be known, in the display 20 of knowing technology, the pixel data that controller 24 can only be accepted to transmit in regular turn line by line could correct each visualization unit of control demonstrate graphic picture (shown in Fig. 2 A); But when Flame Image Process, with the block again unit comparatively convenient (shown in Fig. 2 B).Because controller 24 is lined by line scan inequality with the block mode of the control model of control video picture and Flame Image Process, no matter so be the block mode that makes things convenient for Flame Image Process, or the linear address pattern that makes things convenient for pixel data to transmit, the height when all being difficult to avoid storage access is from the page number number.
In addition, display also will regularly upgrade (refresh) picture (for example being that per second carries out 60 times) with certain frequency, and the pixel data of all visualization unit in the main viewing area all will be handled, be transmitted to each frame update again.Need be many more when storage access from the number of times of page or leaf, the running burden of display card 16 also can increase thereupon, the power that expends or the used heat of generation also can increase thereupon, make the aggregation degree of display card 16 to improve, unnecessary used heat will be established heat-transfer device heat radiation in addition and increase cost, also can Yin Wendu improves and influences the circuit normal operation.If will satisfy the high computing demand of display card 16, will make the circuit design of display card 16 complicated more, expend more designs, production cost.
Summary of the invention
Therefore, fundamental purpose of the present invention, being to provide a kind of is the display that unit carries out video picture control with the block, to overcome the shortcoming of knowing technology.
In the display of knowing, be unit all with " OK " in the main viewing area, control the visualization unit video picture line by line, so be also referred to as the control mode of scan-type.Yet, when Flame Image Process, stride across number row and the block that forms has relevant color, brightness, it is more efficient with the block to be that unit carries out Flame Image Process.Because these two kinds of patterns are inequality, cause knowing display and must consume the more calculation resources of computer system.
The invention provides a kind of display that is used for a computer system, it includes:
One screen, this screen are provided with a main viewing area, are used for showing a graphic picture; Be provided with a plurality of visualization unit that are arranged as multirow and multiple row matrix in this main viewing area, each visualization unit is used for according to a pixel data to show the part of this graphic picture; Default a plurality of visualization unit are arranged as the sub-viewing area of a matrix in this main viewing area, the line number of visualization unit shows the columns of Jie unit (less than the columns of this main viewing area visualization unit less than the line number of this main viewing area visualization unit in this sub-viewing area in this sub-viewing area;
This computer system includes:
One storer, it has a plurality of continuous adjacent storage unit of arranging in regular turn and a plurality of remaining memory cell of arranging in regular turn, and described continuous adjacent storage unit is used for storing the pixel data of a visualization unit in this sub-viewing area; Described remaining memory cell is used for storing the pixel data that does not belong to the visualization unit of this sub-viewing area in this main viewing area; Wherein this storer is not provided with any remaining memory cell between any two continuous adjacent storage unit; And
One treatment circuit is used for the pixel data of each storage unit in this storer is transferred out in regular turn; Wherein when this treatment circuit two pixel datas, can between these two continuous adjacent storage unit pixel datas, not transmit the pixel data of remaining memory cell in adjacent two the continuous adjacent storage unit of transmission;
And this display includes in addition:
One controller is electrically connected between this screen and this treatment circuit, is used for the pixel data that this treatment circuit transmits is transferred to corresponding visualization unit; Wherein this controller can transfer to the visualization unit of this sub-viewing area with these many continuous adjacent storage unit pixel datas, so that make a plurality of visualization unit in this sub-viewing area be demonstrated the graph of a correspondence picture.
In the present invention, then changing with the block is the control that unit carries out visualization unit, so video picture control and Flame Image Process can both carry out with model identical, can significantly reduce the resource consumption of computer system, under the situation of not decreasing image display quality, reduce computer system, display design, production cost.
Description of drawings
Fig. 1 knows the synoptic diagram that display is used for a computer system.
Fig. 2 A is the sequential schematic of display control visualization unit video picture among Fig. 1.
The synoptic diagram that block was divided when Fig. 2 B was Flame Image Process.
Fig. 3 A, 3B are respectively when carrying out pixel data transmission and Flame Image Process under the linear address pattern, to the synoptic diagram of storage access order.
Fig. 4 A, 4B are respectively when carrying out Flame Image Process and pixel data transmission under the linear address pattern, to the synoptic diagram of storage access order.
Fig. 5 is used for the synoptic diagram of a computer system for display of the present invention.
Fig. 6 is the sequential schematic of display video picture control among Fig. 5.
Fig. 7 is the synoptic diagram of memory configurations among Fig. 5.
Embodiment
Please refer to Fig. 5.Fig. 5 is used for the functional block diagram of a computer system 30 for the display 40 among the present invention.Be provided with central processing unit 32, north bridge circuit 34A, south bridge circuit 34B, peripheral unit 34C and display card 36 in the computer system 30.The operation of central processing unit 32 controlling computer systems 30, north bridge circuit 34A is used for managing the data transmission of 36 of central processing unit 32 and display cards; South bridge circuit 34B then manages the data transmission that central processing unit 32 sees through north bridge circuit 34A and peripheral unit 34C.Peripheral unit 34C can comprise storage devices such as hard disk, CD player, and keyboard, input medias such as mouse.Transmission display card 36, the graphic picture that central processing unit 32 can produce computer system 30 runnings is shown on the display 40.Then be provided with treatment circuit 38A and storer 3B (can be random access memory) in the display card 36.Central processing unit 32, north bridge circuit 34A, south bridge circuit 34B and display card 36 can be arranged on the same motherboard; In some computer system, the treatment circuit 38A in the display card 36 has been integrated among the north bridge circuit 34A, and storer 38B then uses the system storage of computer system.In display 40, then the visualization unit B with a plurality of arranged forms a main viewing area 42, and each display unit B can be according to the pixel data video picture of a correspondence; It is shown to gather each visualization unit B, just can present a complete graphic picture in main viewing area 42.Then be provided with a plurality of storage unit P among the storer 38B, each storage unit P is used for storing a pixel data, and treatment circuit 38A then can transfer to controller 48 one by one with the pixel data that each storage unit P stores.Behind each pixel data that controller 48 receiving processing circuit 38A transmit, just can control each the visualization unit B video picture in the main viewing area 42 sequentially.
One of important techniques feature of the present invention, be exactly controller 48 be to be that unit carries out video picture control with the block.As shown in Figure 5, mark off several less blocks (wherein three blocks are denoted as T (0), T (1) and T (2) respectively) in the main viewing area 42, each block is still formed by the adjacent visualization unit of a plurality of arranged, and the line number of each block visualization unit and columns are respectively less than the line number and the columns (illustrated embodiment of Fig. 5 forms a block with 5*5 visualization unit) of main viewing area visualization unit.In the present invention, each block is as a sub-viewing area, and controller 48 can be controlled earlier all the visualization unit video pictures in the sub-viewing area in regular turn, again the visualization unit video picture of a control time sub-visualization unit.With the illustrated embodiment among Fig. 5, controller 48 can be controlled five the visualization unit video pictures (order of meaning as shown in arrow 45) that belong to capable R (0) among the block T (0) earlier, and control belongs to five visualization unit video pictures of capable R (1) again, by that analogy; After all 5*5 the visualization unit video pictures among the control block T (0), controller 48 can continue 5*5 visualization unit video picture among the control block T (1), then controls 5*5 visualization unit video picture among the block T (2) again.By that analogy, controller 48 can be a unit with the block just, controls all the visualization unit video pictures in the main viewing area 42.
Please refer to Fig. 6; Fig. 6 is the sequential schematic of display 40 each visualization unit video picture of control of the present invention.Under more general situation, suppose to have in the main viewing area 42 visualization unit of the capable N row of M, the visualization unit (wherein Mt less than M, Nt less than N) of the capable Nt row of Mt is then arranged in a sub-viewing area (block just).For the clear order that indicates controller 48 each visualization unit video picture of control, represent the order of the controlled video picture of each display unit among Fig. 6 with the numeral foot mark in the bracket.As shown in Figure 6, visualization unit B (0), B (1) among the controller 48 meeting control block T of elder generation (0) is to Nt the visualization unit video picture of B (Nt-1), the visualization unit B (Nt) that controls second row among the block T (0) again is to B (2Nt-1) video picture, the rest may be inferred, and the visualization unit B in block T (0) ((Mt-1) * Nt) is to visualization unit B (Mt*Nt-1).Next the controller 48 visualization unit B (Mt*Nt) in can control block T (1) is to B ((Mt+1) * N-1) or the like video picture, up to visualization unit B ((2Mt-1) * Nt) to B (2Mt*Nt-1).At last, visualization unit B (M*N-Mt*Nt) among the controller 48 meeting control block T (M*N/ (Mt*Nt)-1) is to B (M*N-Mt+Nt-1)) video picture, by that analogy, up to visualization unit B ((M*N-Nt) to B (M*N-1) all video picture finish, M*N all in the main viewing area 42 visualization unit also just can be combined into a complete graph image.
Please refer to Fig. 7 (and in the lump with reference to figure 6).Fig. 7 is among the present invention, the synoptic diagram of storer 38B configuration scenario.A plurality of storage unit are arranged among the storer 38B, and each storage unit is used for storing the pixel data of this visualization unit correspondence corresponding to a visualization unit.In order to indicate the display unit of each storage unit correspondence, also represent the display unit of each storage unit correspondence among Fig. 7 with the numeral foot mark in the bracket, that wherein storage unit P (m) is corresponding is exactly visualization unit B (m).In the present invention, all pixel datas of a corresponding block visualization unit are to be stored in the storer 38B adjacent memory unit.As shown in Figure 7, Mt*Nt pixel data among the corresponding block T (0) is to be stored among the storer 38B in the continuously arranged adjacent Mt*Nt storage unit; So a Nt storage unit P (0) corresponds respectively to visualization unit B (0) to B (Nt-1) to the pixel data of P (Nt-1) storage; Inferior Nt storage unit P (Nt) to P (2Nt-1) then corresponding to inferior Nt visualization unit among the block T (0), the rest may be inferred.Mt*Nt the pixel data that block T (1) is corresponding then is stored in after the corresponding pixel data of block T (0), as shown in Figure 7 in regular turn.Mt*Nt the pixel data of last block T (M*N/ (Mt*Nt)-1) then is stored in last Mt*Nt storage unit of M*N storage unit.
As previously mentioned, the pixel data among the treatment circuit 38A meeting access memory 38B to carry out Flame Image Process, according to the order of controller 48 control video pictures, transfers to controller 48 with the pixel data among the storer 38B more in regular turn.When carrying out Flame Image Process, treatment circuit 38A can be unit with the block, and the pixel data of adjacent visualization unit comes convenient Flame Image Process in access one block.As shown in Figure 7, many pixel datas of a block just are stored in adjacent memory unit among the present invention, thus treatment circuit 38A when Flame Image Process, just can mode access one block of consecutive access in all pixel datas, the carrying out of convenient Flame Image Process.
On the other hand, when treatment circuit 38A will transfer to pixel data controller 48 video pictures, because controller 48 control video pictures also are to be unit with block (being sub-viewing area), so treatment circuit 38A is also as long as read storer 38B continuously, just can pixel data be transferred to controller 48 by pen according to the order of controller 48 control video pictures.As shown in Figure 7, controller 48 is the visualization unit video picture among the control block T (0) earlier, as long as and treatment circuit 38A carries out continuous reading, just the pixel data of block T (0) correspondence can have been transferred to controller 48 in regular turn.Next controller 48 will be controlled the visualization unit video picture among the block T (1), and treatment circuit 38A carries out continuous reading, and also just can completely obtain Mt*Nt corresponding pixel data and transfer to controller 48 in regular turn.
The real data of discussing with the front is considered the situation of storage access of the present invention, 768*1024 visualization unit arranged in the main viewing area 42, as a block (a sub-viewing area just), have 24*32 block with 32*32 visualization unit in the then main viewing area 42; A paging has 2048 storage unit in the storer.According to the memory configurations of the present invention in Fig. 7, a paging can store the pixel data of two block correspondences; When treatment circuit 38A wants the pixel data of each block of access, is unit when carrying out Flame Image Process with the block, it is inferior to page or leaf to carry out (24*32)/2 (=384).When treatment circuit 38A will transfer to controller 48 with each pixel data in regular turn according to the order of controller 48 video pictures control, because controller 48 also is to be that unit carries out video picture control with the block, so inferior to page or leaf as long as also carry out (24*32)/2 (=384).Note that under identical condition and compare, know in the technology that the storer of linear address pattern configurations is transmit image data when Flame Image Process access and image control, will carry out 12288 and 384 times respectively from page or leaf; Block mode configuration Flame Image Process access and video picture down controlled, and then will carry out 384 times and 12288 times respectively from page or leaf.In comparison, the present invention is the transmission visualization data when Flame Image Process access and video picture control, as long as all carry out 384 times from page or leaf, display 40 of the present invention as can be known can be controlled the running burden that significantly alleviates treatment circuit 38A in the computer system with the block video picture.
In the display 32 of knowing technology, controller 24 is to be unit with " OK ", controls each visualization unit video picture line by line in regular turn; But when Flame Image Process, it is comparatively convenient to be with " block " that unit carries out again, therefore also in knowing technology,, all need highly just can finish the flow process that entire image processing and video picture are controlled from the page number number no matter be the linear address pattern configurations or the storer 18B of block mode configuration.In comparison, display 40 among the present invention, its controller 48 can be that unit comes in regular turn each visualization unit is carried out video picture control with " sub-viewing area ", and also can directly continue to use sub-viewing area easily as " block " during Flame Image Process, carries out Flame Image Process efficiently.So the display 40 among the present invention can significantly reduce operating from page or leaf of storer 38B, reduces the computing demand of display card 36; Can reduce power consumption and radiating requirements on the one hand, the cost that display card 36 is manufactured and designed reduces.And but spirit widespread of the present invention is in cathode-ray tube (CRT) and LCD.
The above only is preferred embodiment of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to the covering scope of patent of the present invention.
Claims (10)
1. display that is used for a computer system, it includes:
One screen, this screen are provided with a main viewing area, are used for showing a graphic picture; Be provided with a plurality of visualization unit that are arranged as multirow and multiple row matrix in this main viewing area, each visualization unit is used for according to a pixel data to show the part of this graphic picture; Default a plurality of visualization unit are arranged as the sub-viewing area of a matrix in this main viewing area, the line number of visualization unit is less than the line number of this main viewing area visualization unit in this sub-viewing area, and the columns of display unit is less than the columns of this main viewing area visualization unit in this sub-viewing area;
This computer system includes:
One storer, it has a plurality of continuous adjacent storage unit of arranging in regular turn and a plurality of remaining memory cell of arranging in regular turn, and described continuous adjacent storage unit is used for storing the pixel data of a visualization unit in this sub-viewing area; Described remaining memory cell is used for storing the pixel data that does not belong to the visualization unit of this sub-viewing area in this main viewing area; Wherein this storer is not provided with any remaining memory cell between any two continuous adjacent storage unit; And
One treatment circuit is used for the pixel data of each storage unit in this storer is transferred out in regular turn; Wherein when this treatment circuit two pixel datas, can between these two continuous adjacent storage unit pixel datas, not transmit the pixel data of remaining memory cell in adjacent two the continuous adjacent storage unit of transmission;
And this display includes in addition:
One controller is electrically connected between this screen and this treatment circuit, is used for the pixel data that this treatment circuit transmits is transferred to corresponding visualization unit; Wherein this controller can transfer to the visualization unit of this sub-viewing area with these many continuous adjacent storage unit pixel datas, so that make a plurality of visualization unit in this sub-viewing area be demonstrated the graph of a correspondence picture.
2. display as claimed in claim 1, wherein this storer and this treatment circuit are arranged on the display card.
3. display as claimed in claim 1, wherein this treatment circuit is integrated in the control wafer.
4. display as claimed in claim 3, wherein this storer is a system storage.
5. display as claimed in claim 1, wherein this storer and this treatment circuit are arranged on the motherboard.
6. display as claimed in claim 1, it is a LCD.
7. display as claimed in claim 1, wherein this treatment circuit pixel data that can read each storage unit in this storer in regular turn carries out Flame Image Process.
8. display as claimed in claim 7, wherein when this treatment circuit when reading two pixel datas of adjacent two continuous adjacent storage unit, can between these two continuous adjacent storage unit pixel datas, not read the pixel data of remaining memory cell.
9. display as claimed in claim 7, wherein this treatment circuit can write to each pixel data the storage unit of this storer in regular turn after carrying out Flame Image Process.
10. display as claimed in claim 9, wherein when this treatment circuit when writing two pixel datas of adjacent two continuous adjacent storage unit, can between these two continuous adjacent storage unit pixel datas, not write the pixel data of remaining memory cell.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021224501A CN1172232C (en) | 2002-06-06 | 2002-06-06 | Reginal-block scanning display and relative devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021224501A CN1172232C (en) | 2002-06-06 | 2002-06-06 | Reginal-block scanning display and relative devices |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1381780A CN1381780A (en) | 2002-11-27 |
CN1172232C true CN1172232C (en) | 2004-10-20 |
Family
ID=4745059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB021224501A Expired - Lifetime CN1172232C (en) | 2002-06-06 | 2002-06-06 | Reginal-block scanning display and relative devices |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1172232C (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7292235B2 (en) * | 2003-06-03 | 2007-11-06 | Nec Electronics Corporation | Controller driver and display apparatus using the same |
CN102297463B (en) * | 2010-06-22 | 2016-03-02 | 乐金电子(天津)电器有限公司 | For the method for the accurately detecting food roasting temperature of barbecue type microwave oven |
CN101980105B (en) * | 2010-11-09 | 2012-08-01 | 华映视讯(吴江)有限公司 | Counter system |
TWI597703B (en) * | 2015-10-08 | 2017-09-01 | 瑞鼎科技股份有限公司 | Display recording information generation method |
-
2002
- 2002-06-06 CN CNB021224501A patent/CN1172232C/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1381780A (en) | 2002-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1126039C (en) | System and method for implementing overlay paths | |
US7262776B1 (en) | Incremental updating of animated displays using copy-on-write semantics | |
US6023281A (en) | Method and apparatus for memory allocation | |
CN1950878B (en) | GPU rendering to system memory | |
CN1120447C (en) | Hardware for rotating an image for portrait-oriented display | |
JP3350043B2 (en) | Graphic processing apparatus and graphic processing method | |
JPH09245179A (en) | Computer graphic device | |
US7460136B2 (en) | Efficient scaling of image data in graphics display systems | |
CN106648408A (en) | Touch data processing method, device, touch screen and splicing display system | |
CN105895030B (en) | Controller for persistence display panel | |
US6825845B2 (en) | Virtual frame buffer control system | |
CN113641290A (en) | Touch and display control device, display device, method of operating the same, and electronic system | |
CN1172232C (en) | Reginal-block scanning display and relative devices | |
US20060187239A1 (en) | System and method for improving visual appearance of efficient rotation algorithm | |
CN103065611B (en) | Display controller and the display device including this display controller | |
US6967661B2 (en) | Computer system which scans lines in tiled blocks of a display area | |
KR20040090392A (en) | Frame buffer access device, frame buffer access method, computer program and recording medium | |
JP3245229B2 (en) | Display control device and display control method | |
CN1606061A (en) | System and method for driving a display panel of mobile terminal | |
US6577294B1 (en) | Display device | |
EP0747862B1 (en) | A method and system for image generation | |
JP2003132347A (en) | Image processor | |
JP2001228818A (en) | Display device | |
EP0410743B1 (en) | Graphics display split-serial register system | |
CN1151471C (en) | Image processor and image display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20041020 |