CN117110857A - Detection circuit, detection system, control method, control device and vehicle - Google Patents

Detection circuit, detection system, control method, control device and vehicle Download PDF

Info

Publication number
CN117110857A
CN117110857A CN202311051729.7A CN202311051729A CN117110857A CN 117110857 A CN117110857 A CN 117110857A CN 202311051729 A CN202311051729 A CN 202311051729A CN 117110857 A CN117110857 A CN 117110857A
Authority
CN
China
Prior art keywords
detection circuit
resistor
voltage signal
output
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311051729.7A
Other languages
Chinese (zh)
Inventor
张博
王奇
邵广亚
聂彬彬
汪长申
戴谢海
秦凤军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xuzhou Xugong Automobile Manufacturing Co ltd
Original Assignee
Xuzhou Xugong Automobile Manufacturing Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xuzhou Xugong Automobile Manufacturing Co ltd filed Critical Xuzhou Xugong Automobile Manufacturing Co ltd
Priority to CN202311051729.7A priority Critical patent/CN117110857A/en
Publication of CN117110857A publication Critical patent/CN117110857A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/327—Testing of circuit interrupters, switches or circuit-breakers
    • G01R31/3277—Testing of circuit interrupters, switches or circuit-breakers of low voltage devices, e.g. domestic or industrial devices, such as motor protections, relays, rotation switches

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Measurement Of Current Or Voltage (AREA)

Abstract

The disclosure provides a detection circuit, a detection system, a control method, a control device and a vehicle, and relates to the technical field of electronics, wherein the circuit comprises: an input configured to receive a switching signal; an output terminal configured to output a first voltage signal corresponding to the switching signal; the first resistor is connected with the input end at one end, and the other end of the first resistor is connected with the output end through a node; the anode of the first diode is connected with the power supply end; a second resistor, one end of which is connected with the cathode of the first diode, and the other end of which is connected with the node; and one end of the third resistor is connected with the node, and the other end of the third resistor is grounded.

Description

Detection circuit, detection system, control method, control device and vehicle
Technical Field
The disclosure relates to the technical field of electronics, in particular to a detection circuit, a detection system, a control method, a control device and a vehicle.
Background
The switching signal of the vehicle is used as a trigger signal, and is mainly used for triggering an electronic control unit (Electronic Control Unit, ECU) in the vehicle to execute corresponding control when the working condition or the working state of the components in the vehicle is changed.
The switching signal of a vehicle generally has three states, i.e., a high-level state, a low-level state, and a floating state, and the same state of the switching signal may represent different meanings due to different types of vehicles. For example, regarding a switch signal for reflecting a switch state of a door, a door open state (i.e., active low) is indicated when the switch signal is in a low state in a vehicle type a; and in the B-mode, the switch signal is in a low level state and indicates a door closing state, and the switch signal is in a high level state and indicates a door opening state (i.e. is in an active high level).
In the related art, the switching signal mainly includes a positive trigger signal (active high) and a negative trigger signal (active low). The high level detection circuit and the low level detection circuit are required to detect the positive trigger signal and the negative trigger signal correspondingly in the same vehicle model, respectively, and the different detection circuits may also be required to detect the switch signal for detecting the same item in different vehicle models. For example, detection of the open/close state of the door in the a-type is detected with a low-level detection circuit, and detection of the open/close state of the door in the B-type is detected with a high-level detection circuit.
Disclosure of Invention
The inventor notes that in the related art, not only different detection circuits are required to detect the switch signal for the same vehicle model, but also different detection circuits are required to detect the switch signal for different vehicle models, resulting in higher production and management costs.
In order to solve the above-described problems, the embodiments of the present disclosure propose the following solutions.
According to an aspect of an embodiment of the present disclosure, there is provided a detection circuit including an input configured to receive a switching signal; an output terminal configured to output a first voltage signal corresponding to the switching signal; the first resistor is connected with the input end at one end, and the other end of the first resistor is connected with the output end through a node; the anode of the first diode is connected with the power supply end; a second resistor, one end of which is connected with the cathode of the first diode, and the other end of which is connected with the node; and one end of the third resistor is connected with the node, and the other end of the third resistor is grounded.
In some embodiments, the circuit further comprises: and the voltage clamping circuit is connected between the node and the output end.
In some embodiments, the voltage clamping circuit comprises only a second diode, wherein the cathode of the second diode is connected with the output end of the switching signal, and the anode of the second diode is grounded.
In some embodiments, the circuit further comprises: and a fourth resistor connected between the node and the output terminal.
In some embodiments, the circuit further comprises: and one end of the first capacitor is connected with the node, and the other end of the first capacitor is grounded.
In some embodiments, the circuit further comprises: and one end of the second capacitor is connected with the output end, and the other end of the second capacitor is grounded.
According to another aspect of the disclosed embodiments, there is provided a detection system including at least one detection circuit, each detection circuit being a circuit as described in any one of the above embodiments; a control chip, comprising: at least one analog input terminal, which is correspondingly connected with the output terminal of the at least one detection circuit and is configured to receive the first voltage signal output by the at least one detection circuit; the control chip is configured to determine a state of the switch signal corresponding to the first voltage signal according to the first voltage signal, wherein the state comprises one of a high-level state, a low-level state and a floating state.
In some embodiments, the control chip is further configured to: collecting the switch signal input by the input end of a detection circuit; determining a second voltage signal which is theoretically output by the output end of the one detection circuit under the condition that the collected switch signal is taken as the input of the one detection circuit; and determining a device with a fault in the one detection circuit according to the first voltage signal and the second voltage signal output by the one detection circuit.
In some embodiments, the control chip is configured to: if the collected switching signal is in a low level state and the first voltage signal output by the one detection circuit is smaller than the second voltage signal, determining that a device with a fault in the one detection circuit comprises one or more of a first diode, a first resistor, a second resistor and a third resistor; and if the acquired switching signal is in a low level state and the first voltage signal output by the one detection circuit is larger than the second voltage signal, determining that the device with the fault in the one detection circuit comprises one or more of a first resistor, a second resistor and a third resistor.
In some embodiments, the control chip is configured to: if the collected switching signals are in a suspended state and the first voltage signal output by the detection circuit is smaller than the second voltage signal, determining that one or more devices with faults in the detection circuit comprise a second resistor, a third resistor and a first diode; and under the condition that the acquired switching signals are in a suspended state, if the first voltage signal output by the detection circuit is larger than the second voltage signal, determining that a device with a fault in the detection circuit comprises one or more of a second resistor and a third resistor.
In some embodiments, the control chip is configured to: and if the first voltage signal output by the one detection circuit is different from the second voltage signal under the condition that the acquired switching signal is in a high level state, determining that a device with a fault in the one detection circuit comprises one or more of a first resistor and a third resistor.
In some embodiments, the control chip further includes a plurality of level inputs, the at least one detection circuit includes a plurality of detection circuits, selection signals corresponding to different detection circuits in the plurality of detection circuits are different, and the selection signals include a plurality of level signals of the plurality of level inputs; wherein the control chip is further configured to determine the one detection circuit based on the selection signal.
According to still another aspect of the embodiments of the present disclosure, there is provided a control method including: determining the state of the switch signal corresponding to the first voltage signal according to the first voltage signal output by at least one detection circuit, wherein the state comprises one of a high level state, a low level state and a suspended state; wherein each detection circuit is a circuit as described in any one of the embodiments above.
In some embodiments, the method further comprises: collecting the switch signal input by the input end of a detection circuit; determining a second voltage signal which is theoretically output by the output end of the one detection circuit under the condition that the collected switch signal is taken as the input of the one detection circuit; and determining a device with a fault in the one detection circuit according to the first voltage signal and the second voltage signal output by the one detection circuit.
In some embodiments, the at least one detection circuit includes a plurality of detection circuits, selection signals corresponding to different detection circuits of the plurality of detection circuits are different, the selection signals including a plurality of level signals, the method further comprising: and determining the one detection circuit according to the selection signal.
According to still another aspect of the embodiments of the present disclosure, there is provided a control apparatus including: a module configured to perform the method of any of the embodiments described above.
According to still another aspect of the embodiments of the present disclosure, there is provided a control apparatus including: a memory; and a processor coupled to the memory, the processor configured to perform the method of any of the embodiments described above based on instructions stored in the memory.
According to a further aspect of the disclosed embodiments, a computer readable storage medium is provided, comprising computer program instructions, wherein the computer program instructions, when executed by a processor, implement the method according to any of the embodiments described above.
According to still another aspect of the embodiments of the present disclosure, there is provided a vehicle including: the detection system of any one of the embodiments above.
In the embodiment of the disclosure, since the detection circuit can convert the switching signal of any state input by the input end into the corresponding first voltage signal and output the corresponding first voltage signal, the specific state (i.e., the low-level state, the high-level state or the suspended state) of the switching signal can be determined by the first voltage signal output by the detection circuit, that is, one detection circuit can be adopted to adapt to the detection of the switching signal with high level and the detection of the switching signal with low level, and different detection circuits are not required to detect the switching signal, thereby reducing the production and management cost.
In addition, the anode of the diode is connected to the power supply end in the detection circuit provided by the embodiment of the disclosure, so that the power supply end is protected from being damaged by the reverse cut-off of the diode under the condition that the switching signal is in a high level state, and the safety of the detection circuit is improved on the premise of reducing the production and management cost; in addition, the detection circuit provided by the embodiment of the disclosure is simple in structure, can be realized by adopting a small number of components, and can effectively reduce the wiring area.
The technical scheme of the present disclosure is described in further detail below through the accompanying drawings and examples.
Drawings
In order to more clearly illustrate the embodiments of the present disclosure or the technical solutions in the prior art, the drawings that are required in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present disclosure, and other drawings may be obtained according to these drawings without inventive effort to a person of ordinary skill in the art.
Fig. 1 is a schematic diagram of a detection circuit according to some embodiments of the present disclosure.
Fig. 2 is a schematic structural diagram of a control chip according to some embodiments of the present disclosure.
Fig. 3 is a flow diagram of a control method according to some embodiments of the present disclosure.
Fig. 4 is a schematic structural view of a control device according to some embodiments of the present disclosure.
Fig. 5 is a schematic structural view of a control device according to other embodiments of the present disclosure.
Detailed Description
The following description of the technical solutions in the embodiments of the present disclosure will be made clearly and completely with reference to the accompanying drawings in the embodiments of the present disclosure, and it is apparent that the described embodiments are only some embodiments of the present disclosure, not all embodiments. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments in this disclosure without inventive faculty, are intended to fall within the scope of this disclosure.
The relative arrangement of the components and steps, numerical expressions and numerical values set forth in these embodiments do not limit the scope of the present disclosure unless it is specifically stated otherwise.
Meanwhile, it should be understood that the sizes of the respective parts shown in the drawings are not drawn in actual scale for convenience of description.
Techniques, methods, and apparatus known to one of ordinary skill in the relevant art may not be discussed in detail, but are intended to be part of the specification where appropriate.
In all examples shown and discussed herein, any specific values should be construed as merely illustrative, and not a limitation. Thus, other examples of the exemplary embodiments may have different values.
It should be noted that: like reference numerals and letters denote like items in the following figures, and thus once an item is defined in one figure, no further discussion thereof is necessary in subsequent figures.
According to an aspect of an embodiment of the present disclosure, a detection circuit is provided. Fig. 1 is a schematic diagram of a detection circuit according to some embodiments of the present disclosure.
As shown in fig. 1, the detection circuit 100 includes an input terminal P, an output terminal Q, a first resistor R1, a first diode D1, a second resistor R2, and a third resistor R3.
One end of the first resistor R1 is connected to the input terminal P, and the other end of the first resistor R1 is connected to the output terminal Q via the node N.
The anode of the first diode D1 is connected to the power supply terminal VDD. For example, the first diode D1 may be a rectifier diode. For example, the power supply terminal VDD may be a reference power supply for analog circuits in a vehicle or a power supply for a processor.
One end of the second resistor R2 is connected to the cathode of the first diode D1, and the other end of the second resistor R2 is connected to the node N.
One end of the third resistor R3 is connected to the node N, and the other end of the third resistor R3 is grounded (i.e., connected to the ground GND).
The input terminal P may be configured to receive the switching signal Vin, and the output terminal Q may be configured to output the first voltage signal Vout corresponding to the switching signal. For example, the switching signal Vin received by the input terminal P may include a door switching signal, a wiper switching signal, a high beam switching signal, a gear switching signal, an air conditioner switching signal, a brake switching signal, a power steering switching signal, a gear switching signal, and the like.
When the switching signal Vin received by the input terminal is in a low level state, the following formula can be obtained according to kirchhoff current law:
after the above formula (1) is finished, the corresponding relationship between the switching signal Vin and the first voltage signal Vout can be obtained as follows:
when the switching signal Vin received at the input terminal is in a floating state, the current flowing through the first resistor R1 is zero, and in this case, the following formula is obtained according to the resistance voltage division rule:
when the switching signal Vin received at the input terminal is in a high level state, the first diode D1 is turned off reversely, and the current flowing through the resistor R2 is almost zero, and the following formula can be obtained according to kirchhoff's current law:
assuming that the first resistor R1 is 100kΩ, the second resistor R2 is 10kΩ, the third resistor R3 is 20kΩ, the on-voltage VD1 of the first diode D1 is 0.4V, and the power supply voltage VDD of the power supply terminal is 3V, these values are substituted into the formula (2):
Vout＝(Vin +26)/16 (5)
for example, if the in-vehicle switching signal Vin is in a low state, the switching signal vin=1v can be obtained according to equation (5): the first voltage signal vout=27/16=1.69V, i.e. the first voltage signal vout=1.69V when the switching signal Vin is in a low state.
If the switching signal Vin in the commercial vehicle is in a suspended state, the values of R2, R3, VD1 and VDD are substituted into the formula (3) to obtain: the first voltage signal vout=2.6x2/3=1.73V.
If the switching signal vin=12v in the commercial vehicle is in the high-level state, the values of R1 and R3 are substituted into the formula (4) to obtain: the first voltage signal vout=2v, i.e. when the switching signal Vin is in a high state, the first voltage signal vout=2v. That is, the first voltage signal Vout of the higher switching signal Vin after being converted by the detection circuit 100 does not exceed the power voltage VDD and cannot cause overvoltage damage, so that the detection circuit 100 can adapt to signal sources with different voltages within a certain range.
In some embodiments, the output terminal Q may be connected to a control chip, so as to determine the state of the switching signal Vin received by the input terminal P according to the first voltage signal Vout output by the output terminal Q. For example, the first preset range may be set to 0.ltoreq.Vout < 1.7V, the second preset range may be set to 1.7 V.ltoreq.Vout < 2V, and the third preset range may be set to 2 V.ltoreq.Vout.ltoreq.3V within a certain error range. When the first voltage signal is within the first preset range, the state of the switch signal Vin received by the input end P can be judged to be a low level state; when the first voltage signal is in the second preset range, the state of the switch signal Vin received by the input end P can be judged to be a suspended state; when the first voltage signal is within the third preset range, it may be determined that the state of the switching signal Vin received by the input terminal P is a high level state.
In the above embodiment, since the detection circuit can convert the switching signal of any state input by the input end into the corresponding first voltage signal and output the corresponding first voltage signal, the specific state (i.e., the low-level state, the high-level state or the suspended state) of the switching signal can be determined by the first voltage signal output by the detection circuit, that is, one detection circuit can be adopted to adapt to the detection of the switching signal with high level and the detection of the switching signal with low level, and different detection circuits are not required to detect the switching signal, thereby reducing the production and management cost.
In addition, the anode of the diode is connected to the power supply end in the detection circuit provided by the embodiment of the disclosure, so that the power supply end is protected from being damaged by the reverse cut-off of the diode under the condition that the switching signal is in a high level state, and the safety of the detection circuit is improved on the premise of reducing the production and management cost; in addition, the detection circuit provided by the embodiment of the disclosure is simple in structure, can be realized by adopting a small number of components, and can effectively reduce the wiring area.
In some embodiments, the detection circuit 100 may further include a voltage clamp 101, the voltage clamp 101 being connected between the node N and the output Q of the detection circuit 100. The voltage clamp circuit 101 may include transient voltage suppression diodes (Transient voltage suppression diode, TVS), zener diodes, etc. In this way, the voltage clamping circuit 101 can clamp the transient high voltage possibly generated after the switch signal Vin is input into the detection circuit 100 within a certain range, so as to prevent the output first voltage signal Vout from being too large to damage other components connected to the output terminal Q of the detection circuit 100, thereby further improving the safety of the detection circuit 100.
In some embodiments, as shown in fig. 1, the voltage clamping circuit 101 may include only one diode (i.e., the second diode D2), where the cathode of the second diode D2 is connected to the output Q of the detection circuit 100 and the anode of the second diode D2 is grounded. For example, the second diode D2 may be a zener diode, and when the first voltage signal Vout is greater than the regulated voltage V1 of the second diode D2, the second diode D2 breaks down reversely, so that the first voltage signal Vout is clamped at the regulated voltage V1 of the second diode D2, that is, the voltage value of the first voltage signal Vout output by the output terminal Q of the detection circuit 100 is V1; when the first voltage signal Vout is less than or equal to the stabilized voltage V1 of the second diode D2, the output Q of the detection circuit 100 outputs an actual value of the first voltage signal Vout.
In this way, the transient high voltage that may be generated after the switching signal Vin is input into the detection circuit 100 can be clamped by only one diode, and since the voltage clamping circuit 101 including only the diode is not connected to the power supply terminal VDD, the influence on the power supply is reduced, so that the safety of the detection circuit 100 is further improved under the condition of reducing the wiring area.
In some embodiments, referring to fig. 1, the detection circuit 100 may further include a first capacitor C1, one end of the first capacitor C1 is connected to the node N, and the other end of the first capacitor C1 is grounded. In this way, the first capacitor C1 and the first resistor R1 may form a low-pass filter, so as to perform filtering processing on the switching signal Vin input by the input end P, so that the switching signal Vin input by the input end P is more stable, and the corresponding first voltage signal Vout output by the output end Q is more stable, thereby being beneficial to improving the accuracy of subsequent detection.
In some embodiments, the detection circuit 100 may further include a fourth resistor R4, the fourth resistor R4 being connected between the node N and the output Q of the detection circuit 100.
In some embodiments, the detection circuit 100 may further include a second capacitor C2, one end of the second capacitor C2 is connected to the output terminal Q of the detection circuit 100, and the other end of the second capacitor C2 is grounded. Therefore, the second capacitor C2 and the fourth resistor R4 may form a low-pass filter to perform filtering processing on the first voltage signal Vout output by the output end Q, so that the first voltage signal Vout output by the output end Q is more stable, which is conducive to improving accuracy of subsequent detection.
In some embodiments, the detection circuit 100 includes a first capacitor C1 and a second capacitor C2, one end of the first capacitor C1 is connected to the node N, the other end of the first capacitor C1 is grounded, one end of the second capacitor C2 is connected to the output terminal Q of the detection circuit 100, and the other end of the second capacitor C2 is grounded. Therefore, the filtering processing can be performed on the switching signal Vin input by the input end P, so that the switching signal Vin input by the input end P is more stable, and the filtering processing can be performed on the first voltage signal Vout output by the output end Q, so that the first voltage signal Vout output by the output end Q is further stable, and the accuracy of subsequent detection is further improved.
According to another aspect of the disclosed embodiments, a detection system is provided that includes a control chip and at least one detection circuit. Here, each of the detection circuits is the detection circuit (e.g., the detection circuit 100) of any one of the embodiments described above.
Fig. 2 is a schematic structural diagram of a control chip according to some embodiments of the present disclosure.
As shown in fig. 2, the control chip 200 includes at least one analog input terminal correspondingly connected to the output terminal of the at least one detection circuit.
Here, the at least one analog input is configured to receive a first voltage signal output by the at least one detection circuit. Fig. 1 schematically shows 8 analog input terminals Y0 to Y7, and the 8 analog input terminals Y0 to Y7 are connected in one-to-one correspondence with the output terminals of the 8 detection circuits to receive the 8 first voltage signals Vout1 to Vout8 output by the 8 detection circuits in one-to-one correspondence.
For example, the sampling conversion accuracy of each analog input end in the control chip 200 may be 12 bits, and after each analog input end receives the first voltage signal Vout output by the corresponding detection circuit, the first voltage signal Vout may be converted into: vad= (Vout/5) x 4096. For example, the analog sample value vad= 1474.56 corresponding to the first voltage signal vout=1.8v.
The control chip 200 is configured to determine a state of a switching signal corresponding to the first voltage signal according to the first voltage signal output by the at least one detection circuit, wherein the state of the switching signal includes one of a high level state, a low level state and a floating state. For example, the control chip 200 may determine, according to the first voltage signal output by each detection circuit, a state of a switching signal corresponding to the first voltage signal, that is, determine which of a high level state, a low level state, and a floating state the switching signal received by an input terminal of the detection circuit is.
In the above embodiment, the detection system may include a control chip and at least one detection circuit, where the control chip may determine a state of a switching signal input by the at least one detection circuit according to a first voltage signal output by the at least one detection circuit. Therefore, the detection system can be used for detecting at least one high-level effective switching signal and at least one low-level effective switching signal, and different detection circuits are not needed for detecting the switching signals, so that the production and management cost can be reduced.
In some embodiments, the control chip 200 is further configured to perform steps S21 to S23 as follows.
S21: a switching signal input from an input terminal of a detection circuit is collected.
For example, referring to fig. 2, the control chip 200 may further include an analog acquisition terminal Z, and the control chip 200 may acquire the switching signal input by the input terminal P of one of the 8 detection circuits through the analog acquisition terminal Z. For example, the sampling conversion accuracy of the analog acquisition terminal Z may be 12 bits, and the analog acquisition terminal Z may convert the acquired switching signal Vin into ADC out= (Vin/5) ×4096.
S22: the second voltage signal which is theoretically output by the output end of the detection circuit is determined under the condition that the collected switching signal is taken as the input of the detection circuit.
For example, the control chip 200 may determine the second voltage signal theoretically output by the output terminal of the detection circuit according to the state of the collected switching signal Vin by using the formulas corresponding to the state in formulas (2) to (4).
S23: and determining a device with a fault in the detection circuit according to the first voltage signal and the second voltage signal output by the detection circuit.
For example, in the case where the state of the collected switching signal Vin is a low level state, the theoretical second voltage signal isIf the first voltage signal Vout actually output by the detection circuit is smaller than the second voltage signal Vout', the failure cause may include one or more of a short circuit of the first diode D1, a cold joint of the first resistor R1 (with a larger resistance value), a cold joint of the second resistor R2, and a short circuit of the third resistor R3, so that it may be determined that the failed device includes one or more of the first diode D1, the first resistor R1, the second resistor R2, and the third resistor R3; if the first voltage signal actually output by the detection circuitVout is greater than the second voltage signal Vout', the cause of the fault may include one or more of a short circuit of the first resistor R1, a short circuit of the second resistor R2, and a cold joint of the third resistor R3, and it may be determined that the device in which the fault exists includes one or more of the first resistor R1, the second resistor R2, and the third resistor R3.
For another example, in the case where the state of the collected switching signal Vin is a floating state, the theoretical second voltage signal isIf the first voltage signal Vout actually output by the detection circuit is smaller than the second voltage signal Vout', the fault cause may include one or more of a cold joint of the second resistor R2, a short circuit of the third resistor R3, and a short circuit of the first diode D1, so that it may be determined that the device having the fault includes one or more of the second resistor R2, the third resistor R3, and the first diode D1; if the first voltage signal Vout actually output by the detection circuit is greater than the second voltage signal Vout', the cause of the fault may include one or more of a short circuit of the second resistor R2 and a cold joint of the third resistor R3, and it may be determined that the device having the fault includes one or more of the second resistor R2 and the third resistor R3.
For another example, in the case where the state of the collected switching signal Vin is a high level state, the theoretical second voltage signal isIf the first voltage signal Vout actually output by the detection circuit is smaller than the second voltage signal Vout', the failure cause may include one or more of a first resistor R1 cold joint and a third resistor R3 short circuit, and it may be determined that the failed device includes one or more of the first resistor R1 and the third resistor R3; if the first voltage signal Vout actually output by the detection circuit is greater than the second voltage signal Vout', the failure cause may include one or more of a short circuit of the first resistor R1 and a cold joint of the third resistor R3, so that it may be determined that the failed device includes the first resistorOne or more of the resistor R1 and the third resistor R3.
In the above embodiment, the control chip in the detection system may collect the switching signal input by any one of the detection circuits, and determine the second voltage signal theoretically output by any one of the detection circuits when the collected switching signal is taken as input, so as to determine, according to the second voltage signal and the first voltage signal output by any one of the detection circuits, a device in which a fault exists in any one of the detection circuits. Therefore, the detection system can also carry out fault diagnosis on any one detection circuit in the at least one detection circuit so as to rapidly locate faults, and the safety of the detection system is improved on the premise of reducing the production and management cost.
In some embodiments, the control chip 200 may also include a plurality of level inputs. The control chip 200 includes a plurality of detection circuits, and selection signals corresponding to different detection circuits in the plurality of detection circuits are different, wherein the selection signals include a plurality of level signals of a plurality of level input terminals.
In these embodiments, the control chip 200 may also be configured to determine a detection circuit based on the selection signal.
For example, referring to fig. 2, the control chip 200 may further include 4 level inputs E, S1, S2 and S3, and the selection signal may be a state combination of the levels inputted from the 4 level inputs. The 0 represents the low level state and the 1 represents the high level state, and 8 selection signals corresponding to the 8 detection circuits in the control chip 200 may be 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, respectively, and the corresponding detection circuits may be determined according to the corresponding detection signals.
For example, when the level of the input signals E, S, S2 and S3 is in the low state, i.e., the selection signal is 0000, the control chip 200 will selectively collect the switching signal Vin1 input from the input terminal of the first detection circuit; when the level of the input of E, S and S2 is in the low state and the level of the input of S3 is in the high state, i.e., the selection signal is 0001, the control chip 200 will select to collect the switching signal Vin2 input from the input of the second detection circuit, and so on.
Therefore, the switching signals of a corresponding detection circuit in the detection circuits in the detection system are collected according to one selection signal, namely, a plurality of switching signals can be collected through one collection end in each collection, so that pin resources are saved, and the production cost is further reduced.
According to still another aspect of the embodiments of the present disclosure, there is provided a control method including: and determining the state of a switching signal corresponding to the first voltage signal according to the first voltage signal output by the at least one detection circuit. Here, the state of the switching signal includes one of a high-level state, a low-level state, and a floating state, and each detection circuit is the detection circuit (for example, the detection circuit 100) in any one of the above embodiments.
Fig. 3 is a flow diagram of a control method according to some embodiments of the present disclosure.
In step 302, a switching signal input at an input of a detection circuit is collected.
In step 304, a second voltage signal is determined which is theoretically output at the output of the detection circuit, with the detected switching signal as input to the detection circuit.
In step 306, a device in the detection circuit that has a fault is determined based on the first voltage signal and the second voltage signal output by the detection circuit.
Steps 302 to 306 are similar to steps S21 to S23, and the detailed description can be found in the related embodiments of steps S21 to S23, which are not repeated here.
In some embodiments, the at least one detection circuit may include a plurality of detection circuits, and selection signals corresponding to different detection circuits in the plurality of detection circuits may be different, and the selection signals may include a plurality of level signals. In these embodiments, the detection circuit in fig. 3 may be determined based on the selection signal.
Other features and effects of the control method provided by the embodiments of the present disclosure may refer to descriptions in the foregoing related embodiments of the detection system, and are not described herein.
In this specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different manner from other embodiments, so that the same or similar parts between the embodiments are mutually referred to. For the device embodiments, since they basically correspond to the method embodiments, the description is relatively simple, and the relevant points are referred to in the description of the method embodiments.
The embodiment of the disclosure also provides a control device, which comprises a module configured to execute the control method of any one of the embodiments.
Fig. 4 is a schematic structural view of a control device according to some embodiments of the present disclosure.
As shown in fig. 4, the control device includes a determination module 401. The determining module 401 may be configured to determine, according to the first voltage signal output by the at least one detection circuit, a state of the switching signal corresponding to the first voltage signal. Here, the state of the switching signal includes one of a high-level state, a low-level state, and a floating state, and each detection circuit is the detection circuit (for example, the detection circuit 100) in any one of the above embodiments.
In some embodiments, the control device may further include other modules that perform other operations of any of the foregoing embodiments, which are not described herein.
Fig. 5 is a schematic structural view of a control device according to other embodiments of the present disclosure.
As shown in fig. 5, the control device 500 includes a memory 501 and a processor 502 coupled to the memory 501, the processor 502 being configured to perform the method of any of the foregoing embodiments based on instructions stored in the memory 501.
Memory 501 may include, for example, system memory, fixed nonvolatile storage media, and the like. The system memory may store, for example, an operating system, application programs, boot Loader (Boot Loader), and other programs.
The control device 500 may also include an input-output interface 503, a network interface 504, a storage interface 505, and the like. These interfaces 503, 504, 505 and the memory 501 and the processor 502 may be connected by a bus 506, for example. The input output interface 503 provides a connection interface for input output devices such as a display, mouse, keyboard, touch screen, etc. Network interface 504 provides a connection interface for various networking devices. The storage interface 505 provides a connection interface for external storage devices such as SD cards, U discs, and the like.
The embodiment of the disclosure also provides a vehicle, which comprises the detection system of any one of the embodiments. For example, the vehicle may be a commercial vehicle that uses, for example, 12V or 24V power.
The disclosed embodiments also provide a computer readable storage medium comprising computer program instructions which, when executed by a processor, implement the method of any of the above embodiments.
The disclosed embodiments also provide a computer program product comprising a computer program, wherein the computer program, when executed by a processor, implements the method of any of the above embodiments.
Thus, various embodiments of the present disclosure have been described in detail. In order to avoid obscuring the concepts of the present disclosure, some details known in the art are not described. How to implement the solutions disclosed herein will be fully apparent to those skilled in the art from the above description.
It will be appreciated by those skilled in the art that embodiments of the present disclosure may be provided as a method, system, or computer program product. Accordingly, the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, the present disclosure may take the form of a computer program product embodied on one or more computer-usable non-transitory storage media (including, but not limited to, disk storage, CD-ROM, optical storage, etc.) having computer-usable program code embodied therein.
The present disclosure is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the disclosure. It will be understood that functions specified in one or more of the flowcharts and/or one or more of the blocks in the block diagrams may be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Although some specific embodiments of the present disclosure have been described in detail by way of example, it should be understood by those skilled in the art that the above examples are for illustration only and are not intended to limit the scope of the present disclosure. It will be understood by those skilled in the art that the foregoing embodiments may be modified and equivalents substituted for elements thereof without departing from the scope and spirit of the disclosure. The scope of the present disclosure is defined by the appended claims.

Claims (19)

1. A detection circuit, comprising:
an input configured to receive a switching signal;
an output terminal configured to output a first voltage signal corresponding to the switching signal;
the first resistor is connected with the input end at one end, and the other end of the first resistor is connected with the output end through a node;
the anode of the first diode is connected with the power supply end;
a second resistor, one end of which is connected with the cathode of the first diode, and the other end of which is connected with the node;
and one end of the third resistor is connected with the node, and the other end of the third resistor is grounded.
2. The circuit of claim 1, further comprising:
and the voltage clamping circuit is connected between the node and the output end.
3. The circuit of claim 2, wherein the voltage clamp circuit comprises only a second diode, a cathode of the second diode being connected to an output of the switching signal, an anode of the second diode being grounded.
4. The circuit of claim 1, further comprising:
and a fourth resistor connected between the node and the output terminal.
5. The circuit of claim 4, further comprising:
and one end of the first capacitor is connected with the node, and the other end of the first capacitor is grounded.
6. The circuit of claim 4 or 5, further comprising:
and one end of the second capacitor is connected with the output end, and the other end of the second capacitor is grounded.
7. A detection system, comprising:
at least one detection circuit, each detection circuit being a circuit according to any one of claims 1-6;
a control chip, comprising:
at least one analog input terminal, which is correspondingly connected with the output terminal of the at least one detection circuit and is configured to receive the first voltage signal output by the at least one detection circuit;
the control chip is configured to determine a state of the switch signal corresponding to the first voltage signal according to the first voltage signal, wherein the state comprises one of a high-level state, a low-level state and a floating state.
8. The system of claim 7, wherein the control chip is further configured to:
collecting the switch signal input by the input end of a detection circuit;
determining a second voltage signal which is theoretically output by the output end of the one detection circuit under the condition that the collected switch signal is taken as the input of the one detection circuit;
and determining a device with a fault in the one detection circuit according to the first voltage signal and the second voltage signal output by the one detection circuit.
9. The system of claim 8, wherein the control chip is configured to:
if the first voltage signal output by the one detection circuit is smaller than the second voltage signal under the condition that the acquired switching signal is in a low level state, determining that a device with a fault in the one detection circuit comprises one or more of a first diode, a first resistor, a second resistor and a third resistor;
and if the first voltage signal output by the one detection circuit is greater than the second voltage signal under the condition that the acquired switching signal is in a low level state, determining that a device with a fault in the one detection circuit comprises one or more of a first resistor, a second resistor and a third resistor.
10. The system of claim 8, wherein the control chip is configured to:
if the first voltage signal output by the detection circuit is smaller than the second voltage signal under the condition that the acquired switch signal is in a suspended state, determining that one or more devices with faults in the detection circuit comprise a second resistor, a third resistor and a first diode;
and under the condition that the acquired switching signals are in a suspended state, if the first voltage signal output by the detection circuit is larger than the second voltage signal, determining that a device with a fault in the detection circuit comprises one or more of a second resistor and a third resistor.
11. The system of any of claims 8-10, wherein the control chip is configured to:
and if the first voltage signal output by the one detection circuit is different from the second voltage signal under the condition that the acquired switching signal is in a high level state, determining that a device with a fault in the one detection circuit comprises one or more of a first resistor and a third resistor.
12. The system of any of claims 8-10, wherein the control chip further comprises a plurality of level inputs, the at least one detection circuit comprises a plurality of detection circuits, selection signals corresponding to different detection circuits of the plurality of detection circuits are different, and the selection signals comprise a plurality of level signals of the plurality of level inputs;
wherein the control chip is further configured to determine the one detection circuit based on the selection signal.
13. A control method, comprising:
determining the state of the switch signal corresponding to the first voltage signal according to the first voltage signal output by at least one detection circuit, wherein the state comprises one of a high level state, a low level state and a suspended state;
wherein each detection circuit is a circuit as claimed in any one of claims 1-6.
14. The method of claim 13, further comprising:
collecting the switch signal input by the input end of a detection circuit;
determining a second voltage signal which is theoretically output by the output end of the one detection circuit under the condition that the collected switch signal is taken as the input of the one detection circuit;
and determining a device with a fault in the one detection circuit according to the first voltage signal and the second voltage signal output by the one detection circuit.
15. The method of claim 14, wherein the at least one detection circuit comprises a plurality of detection circuits, selection signals corresponding to different ones of the plurality of detection circuits being different, the selection signals comprising a plurality of level signals, the method further comprising:
and determining the one detection circuit according to the selection signal.
16. A control apparatus comprising: a module configured to perform the method of any of claims 13-15.
17. A control apparatus comprising:
a memory; and
a processor coupled to the memory and configured to perform the method of any of claims 13-15 based on instructions stored in the memory.
18. A computer readable storage medium comprising computer program instructions, wherein the computer program instructions, when executed by a processor, implement the method of any of claims 13-15.
19. A vehicle, comprising: the detection system of any one of claims 7-12.
CN202311051729.7A 2023-08-21 2023-08-21 Detection circuit, detection system, control method, control device and vehicle Pending CN117110857A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311051729.7A CN117110857A (en) 2023-08-21 2023-08-21 Detection circuit, detection system, control method, control device and vehicle

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311051729.7A CN117110857A (en) 2023-08-21 2023-08-21 Detection circuit, detection system, control method, control device and vehicle

Publications (1)

Publication Number Publication Date
CN117110857A true CN117110857A (en) 2023-11-24

Family

ID=88806888

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311051729.7A Pending CN117110857A (en) 2023-08-21 2023-08-21 Detection circuit, detection system, control method, control device and vehicle

Country Status (1)

Country Link
CN (1) CN117110857A (en)

Similar Documents

Publication Publication Date Title
CN103499736B (en) Over-current detection circuit and current foldback circuit
CN106646248A (en) BMS current detection and overcurrent protection circuit
CN108418459B (en) Current hysteresis controlled inverter open-circuit fault-tolerant control method and device
CN103605017A (en) Detection method of vehicle switch quantity signal
CN207780132U (en) A kind of signal processing module of intelligent network connection automobile
CN109342973A (en) DC supply input status monitoring circuit and system
CN203012501U (en) Multipurpose diagnosable signal acquisition module
CN206922415U (en) A kind of under-voltage protecting circuit of onboard system, auto meter and vehicle
CN117110857A (en) Detection circuit, detection system, control method, control device and vehicle
CN107464411B (en) MBUS circuit for centralized meter reading system
CN207742316U (en) Battery detection circuit and battery management system
CN113366326A (en) Relay adhesion detection circuit, method and system
CN203133188U (en) A circuit for detecting three states of an automobile switch signal value
CN210490451U (en) IPM protection system for flywheel energy storage device
CN112630504A (en) Current sampling circuit
CN104111399A (en) Vehicle electronic control unit ground connection and ground pressure difference detection circuit
CN113556840B (en) Detection equipment of DMX512 signal amplifying circuit and DMX512 signal amplifying circuit
CN213275886U (en) Three-state switch detection circuit
CN214335050U (en) Current sampling circuit
CN114347790B (en) High-voltage interlocking detection circuit and electronic equipment
CN205800813U (en) A kind of multichannel battery temperature fault control circuit
CN107831399A (en) A kind of signal processing module of intelligent network connection automobile
CN2896292Y (en) Circuit for detecting external voltage
CN108896902B (en) BMS single acquisition circuit fault diagnosis circuit, system and method
CN214674316U (en) Multifunctional hard-line output circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination