CN117033035B - Dynamic fault tree static analysis method and device based on Boolean condition event - Google Patents
Dynamic fault tree static analysis method and device based on Boolean condition event Download PDFInfo
- Publication number
- CN117033035B CN117033035B CN202310962531.8A CN202310962531A CN117033035B CN 117033035 B CN117033035 B CN 117033035B CN 202310962531 A CN202310962531 A CN 202310962531A CN 117033035 B CN117033035 B CN 117033035B
- Authority
- CN
- China
- Prior art keywords
- fault tree
- static
- dynamic
- determining
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003068 static effect Effects 0.000 title claims abstract description 344
- 238000004458 analytical method Methods 0.000 title claims abstract description 76
- 238000006243 chemical reaction Methods 0.000 claims abstract description 103
- 238000000034 method Methods 0.000 claims abstract description 23
- 238000004451 qualitative analysis Methods 0.000 claims abstract description 22
- 230000006870 function Effects 0.000 claims description 93
- 238000010586 diagram Methods 0.000 claims description 71
- 238000004364 calculation method Methods 0.000 claims description 30
- 238000004445 quantitative analysis Methods 0.000 claims description 24
- 230000009286 beneficial effect Effects 0.000 abstract description 25
- 238000004880 explosion Methods 0.000 abstract description 7
- 238000012300 Sequence Analysis Methods 0.000 abstract description 5
- 230000002829 reductive effect Effects 0.000 description 7
- 230000008094 contradictory effect Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 230000009467 reduction Effects 0.000 description 4
- 238000004590 computer program Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/008—Reliability or availability analysis
Landscapes
- Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a dynamic fault tree static analysis method and a device based on Boolean condition events, wherein the method comprises the following steps: based on a preset Boolean event, carrying out static conversion on the dynamic fault tree to be analyzed to obtain a static fault tree corresponding to the dynamic fault tree; determining a plurality of target cut sets corresponding to the static fault tree according to the static fault tree; and determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets. Therefore, the invention can carry out static conversion on the dynamic fault tree based on the Boolean event, and realize qualitative analysis on the dynamic fault tree through a plurality of obtained target cut sets of the static fault tree, so that compared with the traditional minimum cut sequence analysis mode of the dynamic fault tree, the invention can reduce the occurrence of path explosion, thereby being beneficial to reducing the analysis complexity of the dynamic fault tree, further being beneficial to improving the analysis efficiency of the dynamic fault tree and meeting the reliability analysis requirement of the current system.
Description
Technical Field
The invention relates to the technical field of software reliability engineering, in particular to a dynamic fault tree static analysis method and device based on Boolean condition events.
Background
The fault tree, which is a classical system reliability analysis model, is commonly used in large-scale safety critical fields. However, with the advent of increasingly complex system structures, conventional static fault trees have failed to meet reliability analysis requirements. The dynamic fault tree, which is an extension of the traditional static fault tree, introduces a plurality of sequential dependency relations between dynamic gate description failure events, and can perform qualitative and quantitative analysis on the system reliability by solving the minimum cutting sequence (namely the minimum basic event sequence causing the occurrence of the top event). However, through practice discovery, the current solution of all the minimum sequences in the dynamic fault tree is essentially an arrangement problem of factorial complexity, and a large-scale system with a large number of components is easily subjected to a path explosion problem, so that analysis on the dynamic fault tree is very complex, and therefore, the analysis efficiency on the dynamic fault tree is difficult to improve. It can be seen that it is particularly important to provide a method that can reduce the complexity of the analysis of the dynamic fault tree.
Disclosure of Invention
The invention aims to solve the technical problem of providing a dynamic fault tree static analysis method and a dynamic fault tree static analysis device based on a Boolean condition event, which can reduce the occurrence of path explosion compared with the traditional minimum cut sequence analysis mode of the dynamic fault tree, thereby being beneficial to reducing the analysis complexity of the dynamic fault tree, further being beneficial to improving the analysis efficiency of the dynamic fault tree and meeting the reliability analysis requirement of the current system.
In order to solve the technical problem, the first aspect of the present invention discloses a static analysis method for a dynamic fault tree based on boolean condition events, the method comprising:
Based on a preset Boolean event, carrying out static conversion on a dynamic fault tree to be analyzed to obtain a static fault tree corresponding to the dynamic fault tree;
determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree;
And determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets.
As an optional implementation manner, in the first aspect of the present invention, performing static conversion on a dynamic fault tree to be analyzed based on a preset boolean event to obtain a static fault tree corresponding to the dynamic fault tree, where the static fault tree includes:
Based on a preset Boolean event and a static conversion mode corresponding to the Boolean event, carrying out static conversion on a plurality of dynamic gates contained in a dynamic fault tree to be analyzed to obtain a static gate corresponding to each dynamic gate; the static conversion mode comprises at least one of a general priority AND gate static conversion mode, a logic AND gate input priority AND gate static conversion mode, a logic OR gate input priority AND gate static conversion mode, a cascade priority AND gate static conversion mode, a cold standby gate static conversion mode, a warm standby gate static conversion mode, a hot standby gate static conversion mode and a sequential forced gate static conversion mode;
and determining a static fault tree corresponding to the dynamic fault tree according to the static gates corresponding to all the dynamic gates.
In a first aspect of the present invention, the determining, according to the static fault tree, a plurality of target cutsets corresponding to the static fault tree includes:
establishing a binary decision graph corresponding to the static fault tree according to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
according to all paths, executing path processing operation on all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree; the path processing operations include path merging operations and/or path reduction operations.
In a first aspect of the present invention, the building, according to the static fault tree, a binary decision diagram corresponding to the static fault tree includes:
Determining a Boolean function corresponding to the static fault tree according to the static fault tree;
Based on a preset target operation mode and a Boolean function corresponding to the static fault tree, establishing a binary decision diagram corresponding to the static fault tree; the target operation mode comprises a simplified operation mode and/or a contradiction operation mode, and the binary decision graph is a binary decision graph containing non-independent nodes.
As an alternative embodiment, in the first aspect of the present invention, the method further includes:
Determining an objective function corresponding to a Boolean function corresponding to the static fault tree according to all the paths; the objective function is a function of the sum of a plurality of non-crosslinked product terms;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, wherein the top-level event probability parameters are used as quantitative analysis results corresponding to the dynamic fault tree.
In an optional implementation manner, in a first aspect of the present invention, the determining, according to all paths, an objective function corresponding to a boolean function corresponding to the static fault tree includes:
determining non-crosslinked product items corresponding to each path according to all paths;
And determining the sum of the non-crosslinked product items corresponding to all the paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all the paths as an objective function corresponding to the Boolean function corresponding to the static fault tree.
In a first aspect of the present invention, the performing, according to the objective function, a top-level event probability calculation operation on the static fault tree to obtain a top-level event probability parameter of the static fault tree, where the top-level event probability parameter is used as a quantitative analysis result corresponding to the dynamic fault tree, includes:
according to the objective function and the objective integral calculation mode, calculating probability parameters corresponding to each non-crosslinked product item contained in the objective function;
and determining the sum of probability parameters corresponding to all the non-crosslinked product items according to the probability parameters corresponding to each non-crosslinked product item, and determining the sum of probability parameters corresponding to all the non-crosslinked product items as a top-level event probability parameter of the static fault tree to serve as a quantitative analysis result corresponding to the dynamic fault tree.
The second aspect of the invention discloses a dynamic fault tree static analysis device based on Boolean condition events, which comprises:
The conversion module is used for carrying out static conversion on the dynamic fault tree to be analyzed based on a preset Boolean event to obtain a static fault tree corresponding to the dynamic fault tree;
the first determining module is used for determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree;
And the second determining module is used for determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cutsets.
In a second aspect of the present invention, the method for obtaining the static fault tree corresponding to the dynamic fault tree by performing static conversion on the dynamic fault tree to be analyzed by the conversion module based on a preset boolean event specifically includes:
Based on a preset Boolean event and a static conversion mode corresponding to the Boolean event, carrying out static conversion on a plurality of dynamic gates contained in a dynamic fault tree to be analyzed to obtain a static gate corresponding to each dynamic gate; the static conversion mode comprises at least one of a general priority AND gate static conversion mode, a logic AND gate input priority AND gate static conversion mode, a logic OR gate input priority AND gate static conversion mode, a cascade priority AND gate static conversion mode, a cold standby gate static conversion mode, a warm standby gate static conversion mode, a hot standby gate static conversion mode and a sequential forced gate static conversion mode;
and determining a static fault tree corresponding to the dynamic fault tree according to the static gates corresponding to all the dynamic gates.
In a second aspect of the present invention, the method for determining, by the first determining module, a plurality of target cutsets corresponding to the static fault tree according to the static fault tree specifically includes:
establishing a binary decision graph corresponding to the static fault tree according to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
according to all paths, executing path processing operation on all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree; the path processing operations include path merging operations and/or path reduction operations.
In a second aspect of the present invention, the first determining module establishes, according to the static fault tree, a binary decision diagram corresponding to the static fault tree specifically in the following manner:
Determining a Boolean function corresponding to the static fault tree according to the static fault tree;
Based on a preset target operation mode and a Boolean function corresponding to the static fault tree, establishing a binary decision diagram corresponding to the static fault tree; the target operation mode comprises a simplified operation mode and/or a contradiction operation mode, and the binary decision graph is a binary decision graph containing non-independent nodes.
As an optional implementation manner, in the second aspect of the present invention, the second determining module is further configured to:
Determining an objective function corresponding to a Boolean function corresponding to the static fault tree according to all the paths; the objective function is a function of the sum of a plurality of non-crosslinked product terms;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, wherein the top-level event probability parameters are used as quantitative analysis results corresponding to the dynamic fault tree.
In a second aspect of the present invention, the second determining module determines, according to all paths, an objective function corresponding to a boolean function corresponding to the static fault tree by:
determining non-crosslinked product items corresponding to each path according to all paths;
And determining the sum of the non-crosslinked product items corresponding to all the paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all the paths as an objective function corresponding to the Boolean function corresponding to the static fault tree.
In a second aspect of the present invention, the second determining module performs a top-level event probability calculation operation on the static fault tree according to the objective function to obtain a top-level event probability parameter of the static fault tree, where the method for serving as a quantitative analysis result corresponding to the dynamic fault tree specifically includes:
according to the objective function and the objective integral calculation mode, calculating probability parameters corresponding to each non-crosslinked product item contained in the objective function;
and determining the sum of probability parameters corresponding to all the non-crosslinked product items according to the probability parameters corresponding to each non-crosslinked product item, and determining the sum of probability parameters corresponding to all the non-crosslinked product items as a top-level event probability parameter of the static fault tree to serve as a quantitative analysis result corresponding to the dynamic fault tree.
The third aspect of the invention discloses another dynamic fault tree static analysis device based on Boolean condition event, which comprises:
A memory storing executable program code;
A processor coupled to the memory;
The processor invokes the executable program code stored in the memory to execute the dynamic fault tree static analysis method based on the boolean condition event disclosed in the first aspect of the present invention.
A fourth aspect of the present invention discloses a computer storage medium storing computer instructions for performing the boolean conditional event based dynamic fault tree static analysis method disclosed in the first aspect of the present invention when called.
Compared with the prior art, the embodiment of the invention has the following beneficial effects:
In the embodiment of the invention, based on a preset Boolean event, static conversion is carried out on a dynamic fault tree to be analyzed, and a static fault tree corresponding to the dynamic fault tree is obtained; determining a plurality of target cut sets corresponding to the static fault tree according to the static fault tree; and determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets. Therefore, the invention can carry out static conversion on the dynamic fault tree based on the Boolean event, and realize qualitative analysis on the dynamic fault tree through a plurality of obtained target cut sets of the static fault tree, so that compared with the traditional minimum cut sequence analysis mode of the dynamic fault tree, the invention can reduce the occurrence of path explosion, thereby being beneficial to reducing the analysis complexity of the dynamic fault tree, further being beneficial to improving the analysis efficiency of the dynamic fault tree and meeting the reliability analysis requirement of the current system.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic flow diagram of a static analysis method of a dynamic fault tree based on Boolean condition events according to an embodiment of the present invention;
FIG. 2 is a flow chart of another static analysis method of a dynamic fault tree based on Boolean condition events according to an embodiment of the present invention;
FIG. 3 is a schematic structural diagram of a static analysis device for a dynamic fault tree based on Boolean condition events according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of another static analysis device for a dynamic fault tree based on Boolean condition events according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a static transition of a general priority AND gate according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of a static transition of a logic AND gate input priority AND gate according to an embodiment of the present invention;
FIG. 7 is a schematic diagram of a static transition of a logic OR gate input priority AND gate according to an embodiment of the present invention;
FIG. 8 is a schematic diagram of a static transition of a cascaded priority AND gate according to an embodiment of the present invention;
FIG. 9 is a schematic diagram of a static conversion mode of a cold standby door according to an embodiment of the present invention;
FIG. 10 is a schematic diagram of a static switching mode of a warm standby door according to an embodiment of the present invention;
FIG. 11 is a schematic diagram of a static conversion mode of a hot standby door according to an embodiment of the present invention;
FIG. 12 is a schematic diagram of a static transition mode of a sequential force gate according to an embodiment of the present invention;
FIG. 13 is a schematic diagram of a dynamic fault tree including a priority AND gate in accordance with an embodiment of the present invention;
FIG. 14 is a schematic diagram of a static fault tree corresponding to a dynamic fault tree including a priority AND gate according to an embodiment of the present invention;
FIG. 15 is a schematic diagram of a contradictory operational approach employed in building a binary decision diagram in accordance with an embodiment of the present invention;
FIG. 16 is a schematic diagram of a simplified operational mode employed in building a binary decision diagram in accordance with an embodiment of the present invention;
FIG. 17 is a graphical illustration of an established binary decision disclosed by an embodiment of the present invention.
Detailed Description
In order that those skilled in the art will better understand the present invention, a technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in which it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The terms first, second and the like in the description and in the claims and in the above-described figures are used for distinguishing between different objects and not necessarily for describing a sequential or chronological order. Furthermore, the terms "comprise" and "have," as well as any variations thereof, are intended to cover a non-exclusive inclusion. For example, a process, method, apparatus, article, or article that comprises a list of steps or elements is not limited to only those listed but may optionally include other steps or elements not listed or inherent to such process, method, article, or article.
Reference herein to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment may be included in at least one embodiment of the invention. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Those of skill in the art will explicitly and implicitly appreciate that the embodiments described herein may be combined with other embodiments.
Compared with the traditional minimum cut sequence analysis mode of the dynamic fault tree, the static analysis method and device of the dynamic fault tree based on the Boolean condition event can reduce the occurrence of path explosion, and further is beneficial to reducing the analysis complexity of the dynamic fault tree, so that the analysis efficiency of the dynamic fault tree is improved, and the reliability analysis requirement of a current system is met.
Example 1
Referring to fig. 1, fig. 1 is a flow chart of a static analysis method of a dynamic fault tree based on boolean condition events according to an embodiment of the present invention. The static analysis method of the dynamic fault tree based on the boolean condition event described in fig. 1 can perform qualitative analysis on the static fault tree corresponding to the dynamic fault tree, and also perform quantitative analysis on the static fault tree corresponding to the dynamic fault tree, which is not limited by the embodiment of the present invention. Optionally, the method may be implemented by a dynamic fault tree analysis system, where the dynamic fault tree analysis system may be integrated in a dynamic fault tree analysis device, or may be a local server or a cloud server for processing a dynamic fault tree analysis flow, where embodiments of the present invention are not limited. As shown in fig. 1, the dynamic fault tree static analysis method based on the boolean condition event may include the following operations:
101. Based on a preset Boolean event, carrying out static conversion on the dynamic fault tree to be analyzed to obtain a static fault tree corresponding to the dynamic fault tree.
In the embodiment of the present invention, it should be noted that, the boolean conditional event Sta refers to a partial sequence relationship among event sets, for example, sta (a, B) indicates that there is a time t, and when event a occurs, event B does not occur; while Sta (AB, CD) indicates that there is a time t when both events a and B occur, neither event C nor D occurs. Further, performing static conversion on the dynamic fault tree to be analyzed can be understood as replacing all corresponding dynamic gates in the dynamic fault tree with corresponding static gates, so that the dynamic fault tree is converted into a static fault tree.
102. And determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree.
In the embodiment of the present invention, a plurality of target cutsets corresponding to a static fault tree may be understood as a plurality of minimum cutsets corresponding to a static fault tree.
103. And determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets.
In an embodiment of the invention, wherein all cutsets are available to let engineers know which combinations of components determine the failure of the system.
Therefore, by implementing the embodiment of the invention, the dynamic fault tree can be subjected to static conversion based on the Boolean event, and the qualitative analysis of the dynamic fault tree is realized through a plurality of obtained target cut sets of the static fault tree, so that compared with the traditional minimum cut sequence analysis mode of the dynamic fault tree, the occurrence of path explosion can be reduced, the analysis complexity of the dynamic fault tree can be reduced, and the analysis efficiency of the dynamic fault tree can be improved; meanwhile, the method can be also used for fault trees with random failure time distribution of basic events so as to meet the reliability analysis requirement of the current system, and has good universality.
Example two
Referring to fig. 2, fig. 2 is a flow chart of a static analysis method of a dynamic fault tree based on boolean condition events according to an embodiment of the present invention. The static analysis method of the dynamic fault tree based on the boolean condition event described in fig. 2 can perform qualitative analysis on the static fault tree corresponding to the dynamic fault tree, and also perform quantitative analysis on the static fault tree corresponding to the dynamic fault tree, which is not limited by the embodiment of the present invention. Optionally, the method may be implemented by a dynamic fault tree analysis system, where the dynamic fault tree analysis system may be integrated in a dynamic fault tree analysis device, or may be a local server or a cloud server for processing a dynamic fault tree analysis flow, where embodiments of the present invention are not limited. As shown in fig. 2, the dynamic fault tree static analysis method based on the boolean condition event may include the following operations:
201. Based on a preset Boolean event and a static conversion mode corresponding to the Boolean event, carrying out static conversion on a plurality of dynamic gates contained in the dynamic fault tree to be analyzed to obtain a static gate corresponding to each dynamic gate.
In the embodiment of the present invention, optionally, the static conversion mode includes at least one of a static conversion mode of a general priority and gate, a static conversion mode of a logic and gate input priority and gate, a static conversion mode of a logic or gate input priority and gate, a static conversion mode of a cascade priority and gate, a static conversion mode of a cold standby gate, a static conversion mode of a warm standby gate, a static conversion mode of a hot standby gate, and a static conversion mode of a sequential forced gate.
Specifically, the static conversion manner of the general priority and gate may be shown in fig. 5 (fig. 5 is a schematic diagram of the static conversion manner of the general priority and gate disclosed in the embodiment of the present invention), where the corresponding formula may be: te=b·sta (a, B); the static conversion manner of the logic and gate input priority and gate may be shown in fig. 6 (fig. 6 is a schematic diagram of the static conversion manner of the logic and gate input priority and gate disclosed in the embodiment of the present invention), where the corresponding formula may be ：TE1＝G2·Sta(G1,G2)＝D·Sta(G1C,D)+C·Sta(G1D,C)＝D·Sta(ABC,D)+C·Sta(ABD,C); and the static conversion manner of the logic or gate input priority and gate may be shown in fig. 7 (fig. 7 is a schematic diagram of the static conversion manner of the logic or gate input priority and gate disclosed in the embodiment of the present invention), where the corresponding formula may be ：TE2＝G2·Sta(G1,G2)＝(C+D)·Sta(G1,CD)＝(C+D)·Sta(G1,CD)＝(C+D)·Sta(A,CD)+(C+D)·Sta(B,CD); and the static conversion manner of the cascade priority and gate may be shown in fig. 8 (fig. 8 is a schematic diagram of the static conversion manner of the cascade priority and gate disclosed in the embodiment of the present invention), where the corresponding formula may be ：TE3＝G2·Sta(G1,G2)＝G2·Sta(A,B)·Sta(B,G2)＝D·Sta(A,B)·Sta(BC,D); and the static conversion manner of the cold standby gate may be shown in fig. 9 (fig. 9 is a schematic diagram of the static conversion manner of the cold standby gate disclosed in the embodiment of the present invention), where the corresponding formula may be: TE 4 = s·sta (P, S); the static conversion mode of the warm standby gate may be shown in fig. 10 (fig. 10 is a schematic diagram of the static conversion mode of the warm standby gate disclosed in the embodiment of the present invention), where the corresponding formula may be: TE 5 = s·sta (P, S) +p·sta (S, P); the static conversion mode of the hot standby gate may be shown in fig. 11 (fig. 11 is a schematic diagram of the static conversion mode of the hot standby gate disclosed in the embodiment of the present invention), where the corresponding formula may be: TE 6 = p·s; the static conversion mode of the sequential force gate can be shown in fig. 12 (fig. 12 is a schematic diagram of the static conversion mode of the sequential force gate according to the embodiment of the invention), wherein the corresponding formula can be ：TE7＝An·Sta(A1,A2…An)·Sta(A2,A3…An)…Sta(An-1,An).
202. And determining a static fault tree corresponding to the dynamic fault tree according to the static gates corresponding to all the dynamic gates.
In the embodiment of the invention, further, the static gates corresponding to all the dynamic gates can be determined as the static fault tree corresponding to the dynamic fault tree. For example, as shown in fig. 13, fig. 13 is a schematic diagram of a dynamic fault tree including a priority and gate according to an embodiment of the present invention, specifically, the dynamic fault tree is divided into 3 layers, the uppermost layer is 1 priority and gate, the second layer is a logic and gate and a priority and gate, where they are respectively two inputs of the priority and gate on the left (G1) and the right (G3), and the third layer 1 logic or gate is the right input (G2) of the logic and gate. For the sake of calculation, assuming that the events of the dynamic fault tree are irreparable, the distribution of the failure function of the component based on time is continuous, the priority and gate strictly limits the sequential occurrence of left and right inputs, and the output event can only occur, so, based on the corresponding static conversion mode shown in fig. 6-8, the conversion process of the static fault tree corresponding to the dynamic fault tree can be as follows:
TE8＝G3·Sta(G1,G3)；
G1＝A·G2,G2＝B+C,G3＝E·Sta(D,E)；
G3·Sta(G1,G3)＝G3·Sta(AG2,G3)；
G3·Sta(AG2,G3)＝G3·Sta(AB,G3)+G3·Sta(AC,G3)；
G3·Sta(AB,G3)＝E·Sta(ABD,E)；
G3·Sta(AC,G3)＝E·Sta(ACD,E)；
TE8＝E·Sta(ABD,E)+E·Sta(ACD,E)；
Finally, the static fault tree corresponding to the obtained dynamic fault tree may be shown in fig. 14 (fig. 14 is a schematic diagram of the static fault tree corresponding to the dynamic fault tree including the priority and gate according to the embodiment of the present invention).
203. And determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree.
204. And determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets.
In the embodiment of the present invention, for other descriptions of step 203 to step 204, please refer to the detailed descriptions of step 102 to step 103 in the first embodiment, and the detailed description of the embodiment of the present invention is omitted.
Therefore, by implementing the embodiment of the invention, each dynamic gate contained in the dynamic fault tree can be subjected to static conversion based on a corresponding static conversion mode, so that the static fault tree corresponding to the dynamic fault tree is determined, the reliability and the accuracy of the static conversion of the dynamic gate are improved, the reliability and the accuracy of the obtained static fault tree are improved, the subsequent smooth operation of determining the target cut set of the static fault tree is facilitated, and the qualitative analysis result of the dynamic fault tree is facilitated to be obtained quickly and accurately.
In an optional embodiment, determining, in step 203, a plurality of target cutsets corresponding to the static fault tree according to the static fault tree includes:
According to the static fault tree, establishing a binary decision diagram corresponding to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
and executing path processing operation on all paths according to all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree.
In this alternative embodiment, the path processing operations may optionally include path merge operations and/or path reduction operations.
Further, according to the static fault tree, a binary decision diagram corresponding to the static fault tree is established, which comprises:
Determining a Boolean function corresponding to the static fault tree according to the static fault tree;
Based on a preset target operation mode and a Boolean function corresponding to a static fault tree, establishing a binary decision diagram corresponding to the static fault tree, wherein the binary decision diagram is a binary decision diagram containing non-independent nodes.
In this alternative embodiment, optionally, the target operating mode includes a reduced operating mode and/or a contradictory operating mode. For example, a static fault tree as shown in fig. 14, whose corresponding boolean function is f=te 8 =e·sta (ABD, E) +e·sta (ACD, E), then a binary decision graph including non-independent nodes is created based on the boolean function and a contradictory operation mode as shown in fig. 15 (fig. 15 is a schematic diagram of a contradictory operation mode used in creating the binary decision graph as disclosed in the embodiment of the present invention) and/or a simplified operation mode as shown in fig. 16 (fig. 16 is a schematic diagram of a simplified operation mode used in creating the binary decision graph as disclosed in the embodiment of the present invention), where, specifically, the binary decision graph may be shown in fig. 17 (fig. 17 is a schematic diagram of the binary decision created as disclosed in the embodiment of the present invention), and all paths between the top node and the end point included therein may be determined based on the binary decision graph, including path 1: Path 2: /(I) Path 3: /(I)Path 4: And obtaining 2 minimum cutsets E.Sta (ABD, E) and E.Sta (ACD, E) corresponding to the static fault tree after path merging operation and/or path simplifying operation is carried out on all paths.
Therefore, the alternative embodiment can establish a binary decision diagram corresponding to the static fault tree based on the Boolean function corresponding to the static fault tree, then determine all paths corresponding to the binary decision diagram based on the binary decision diagram, so as to obtain a plurality of target cutsets corresponding to the static fault tree, thus being beneficial to improving the establishment reliability and accuracy of the binary decision diagram, and further being beneficial to improving the reliability and accuracy of the obtained target cutsets of the static fault tree based on the binary decision diagram, thereby being beneficial to improving the qualitative analysis reliability and accuracy of the dynamic fault tree; meanwhile, compared with the traditional qualitative analysis mode based on the minimum cutting order, the analysis complexity of the dynamic fault tree can be reduced, and the quantitative analysis of the dynamic fault tree can be further realized later.
In yet another alternative embodiment, the method further comprises:
determining an objective function corresponding to a Boolean function corresponding to the static fault tree according to all paths; the objective function is a function of the sum of a plurality of non-crosslinked product terms;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, and taking the top-level event probability parameters as quantitative analysis results corresponding to the dynamic fault tree.
In this optional embodiment, further, determining, according to all paths, an objective function corresponding to a boolean function corresponding to the static fault tree includes:
Determining non-crosslinked product items corresponding to each path according to all paths;
And determining the sum of the non-crosslinked product items corresponding to all paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all paths as an objective function corresponding to a Boolean function corresponding to the static fault tree.
For example, taking the static fault tree in FIG. 14 as an example, the non-interleaved product term corresponding to the path 1 in the binary decision diagram hasWhile the non-crosslinked product term corresponding to the path 4 is/> By analogy, the objective function f 1 corresponding to the boolean function corresponding to the static fault tree may be as follows:
Still further, according to the objective function, performing a top-level event probability calculation operation on the static fault tree to obtain a top-level event probability parameter of the static fault tree, where the top-level event probability parameter is used as a quantitative analysis result corresponding to the dynamic fault tree, and the method includes:
according to the objective function and the objective integral calculation mode, calculating probability parameters corresponding to each non-crosslinked product item contained in the objective function;
and determining the sum of probability parameters corresponding to all the non-crosslinked product items according to the probability parameters corresponding to each non-crosslinked product item, and determining the sum of probability parameters corresponding to all the non-crosslinked product items as the top-level event probability parameter of the static fault tree to serve as a quantitative analysis result corresponding to the dynamic fault tree.
In this alternative embodiment, it may be understood that, according to the objective function f 1 corresponding to the boolean function corresponding to the static fault tree, probability parameters corresponding to all the non-intersection terms are sequentially calculated by using multiple integrals, and then all the results are summed, so as to complete the probability calculation of the top-level event of the static fault tree.
For example, for quantitative analysis of the dynamic fault tree, after determining the binary decision diagram (as shown in fig. 17) corresponding to the static fault tree corresponding to the dynamic fault tree, probability parameters corresponding to four paths in the binary decision diagram are calculated respectively, and then the two paths are combined and summed directly. To simplify the calculation, the probability density function for all component failure times is set to be similarWherein λ=1.2×10 -4/day;
Pr{TE3}＝Pr{C·E·Sta(ABD,E)}＝6.037129×10-11；
Pr{TE8}＝Pr{TE1}+Pr{TE2}+Pr{TE3}+Pr{TE4}。
Specifically, for the probability calculation of path 4:
Wherein, t is set as 100, 300 and 500 days respectively, and finally, the occurrence probability of the top-layer event of TE 8 is obtained by summing up 4 multiple integral items, as shown in the following table:
Therefore, the alternative embodiment can determine the objective function corresponding to the boolean function corresponding to the static fault tree based on the non-intersection product item corresponding to each path, and perform probability calculation on the objective function based on the objective integral calculation mode to obtain the top-level event probability parameter of the static fault tree, so that the reasonable determination mode of the objective function and the reasonable calculation mode of the top-level event probability parameter are beneficial to improving the determination reliability and accuracy of the objective function and the calculation reliability and accuracy of the top-level event probability parameter, thereby being beneficial to improving the quantitative analysis reliability and accuracy of the dynamic fault tree; and the method is also beneficial to simplifying the calculation complexity of the top-level event probability parameters based on mutually exclusive items in the objective function, thereby being beneficial to improving the calculation efficiency of the top-level event probability parameters.
Example III
Referring to fig. 3, fig. 3 is a schematic structural diagram of a static analysis device for a dynamic fault tree based on boolean condition events according to an embodiment of the present invention. As shown in fig. 3, the dynamic fault tree static analysis apparatus based on boolean condition event may include:
the conversion module 301 is configured to perform static conversion on a dynamic fault tree to be analyzed based on a preset boolean event, so as to obtain a static fault tree corresponding to the dynamic fault tree;
The first determining module 302 is configured to determine a plurality of target cutsets corresponding to the static fault tree according to the static fault tree;
and the second determining module 303 is configured to determine a qualitative analysis result corresponding to the dynamic fault tree according to all the target cutsets.
Therefore, the static analysis device for the dynamic fault tree based on the Boolean condition event described in the implementation of the method shown in the figure 3 can perform static conversion on the dynamic fault tree based on the Boolean event, and realize qualitative analysis on the dynamic fault tree through a plurality of target cut sets of the obtained static fault tree, so that compared with the traditional minimum cut order analysis mode of the dynamic fault tree, the occurrence of path explosion can be reduced, further the complexity of analyzing the dynamic fault tree can be reduced, and further the analysis efficiency of the dynamic fault tree can be improved; meanwhile, the method can be also used for fault trees with random failure time distribution of basic events so as to meet the reliability analysis requirement of the current system, and has good universality.
In an alternative embodiment, the conversion module 301 performs static conversion on the dynamic fault tree to be analyzed based on a preset boolean event, and the manner of obtaining the static fault tree corresponding to the dynamic fault tree is specifically as follows:
Based on a preset Boolean event and a static conversion mode corresponding to the Boolean event, carrying out static conversion on a plurality of dynamic gates contained in a dynamic fault tree to be analyzed to obtain a static gate corresponding to each dynamic gate;
and determining a static fault tree corresponding to the dynamic fault tree according to the static gates corresponding to all the dynamic gates.
In this alternative embodiment, the static conversion mode includes at least one of a general priority and gate static conversion mode, a logic and gate input priority and gate static conversion mode, a logic or gate input priority and gate static conversion mode, a cascade priority and gate static conversion mode, a cold standby gate static conversion mode, a warm standby gate static conversion mode, a hot standby gate static conversion mode, and a sequential forced gate static conversion mode.
Therefore, implementing the static analysis device of the dynamic fault tree based on the boolean condition event described in fig. 3 can perform static conversion on each dynamic gate included in the dynamic fault tree based on the corresponding static conversion mode, so as to determine the static fault tree corresponding to the dynamic fault tree, which is beneficial to improving the reliability and accuracy of static conversion on the dynamic gate, and further beneficial to improving the reliability and accuracy of the obtained static fault tree, so as to facilitate the subsequent smooth performance of the target cut-set determination operation on the static fault tree, and further beneficial to quickly and accurately obtaining the qualitative analysis result of the dynamic fault tree.
In another alternative embodiment, the first determining module 302 determines, according to the static fault tree, a plurality of target cutsets corresponding to the static fault tree specifically as follows:
According to the static fault tree, establishing a binary decision diagram corresponding to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
and executing path processing operation on all paths according to all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree.
In this alternative embodiment, the path processing operations include path merge operations and/or path reduction operations.
Further, the first determining module 302 establishes a binary decision diagram corresponding to the static fault tree according to the static fault tree specifically as follows:
Determining a Boolean function corresponding to the static fault tree according to the static fault tree;
And establishing a binary decision diagram corresponding to the static fault tree based on a preset target operation mode and a Boolean function corresponding to the static fault tree.
In this alternative embodiment, the target operation mode includes a simplified operation mode and/or a contradictory operation mode, and the binary decision graph is a binary decision graph including non-independent nodes.
Therefore, implementing the dynamic fault tree static analysis device based on the boolean condition event described in fig. 3 can establish a binary decision diagram corresponding to the static fault tree based on the boolean function corresponding to the static fault tree, and then determine all paths corresponding to the binary decision diagram based on the binary decision diagram, thereby obtaining a plurality of target cutsets corresponding to the static fault tree, so as to be beneficial to improving the reliability and accuracy of establishing the binary decision diagram, and further be beneficial to improving the reliability and accuracy of the obtained target cutsets of the static fault tree based on the binary decision diagram, thereby being beneficial to improving the reliability and accuracy of qualitative analysis of the dynamic fault tree; meanwhile, compared with the traditional qualitative analysis mode based on the minimum cutting order, the analysis complexity of the dynamic fault tree can be reduced, and the quantitative analysis of the dynamic fault tree can be further realized later.
In yet another alternative embodiment, the second determining module 303 is further configured to:
Determining an objective function corresponding to a Boolean function corresponding to the static fault tree according to all paths;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, and taking the top-level event probability parameters as quantitative analysis results corresponding to the dynamic fault tree.
In this alternative embodiment, the objective function is a function of the sum of a plurality of non-interleaved product terms.
Further, the second determining module 303 determines, according to all paths, the objective function corresponding to the boolean function corresponding to the static fault tree by:
Determining non-crosslinked product items corresponding to each path according to all paths;
And determining the sum of the non-crosslinked product items corresponding to all paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all paths as an objective function corresponding to a Boolean function corresponding to the static fault tree.
Still further, the second determining module 303 performs a top-level event probability calculation operation on the static fault tree according to the objective function, so as to obtain a top-level event probability parameter of the static fault tree, where the manner of serving as a quantitative analysis result corresponding to the dynamic fault tree is specifically as follows:
according to the objective function and the objective integral calculation mode, calculating probability parameters corresponding to each non-crosslinked product item contained in the objective function;
and determining the sum of probability parameters corresponding to all the non-crosslinked product items according to the probability parameters corresponding to each non-crosslinked product item, and determining the sum of probability parameters corresponding to all the non-crosslinked product items as the top-level event probability parameter of the static fault tree to serve as a quantitative analysis result corresponding to the dynamic fault tree.
Therefore, implementing the static analysis device of the dynamic fault tree based on the boolean condition event described in fig. 3 can determine the objective function corresponding to the boolean function corresponding to the static fault tree based on the non-intersection product item corresponding to each path, and perform probability calculation on the objective function based on the objective integral calculation mode to obtain the top-level event probability parameter of the static fault tree, thus being beneficial to improving the reliability and accuracy of determining the objective function and the reliability and accuracy of calculating the top-level event probability parameter by reasonably determining the objective function and reasonably calculating the top-level event probability parameter, thereby being beneficial to improving the reliability and accuracy of quantitative analysis on the dynamic fault tree; and the method is also beneficial to simplifying the calculation complexity of the top-level event probability parameters based on mutually exclusive items in the objective function, thereby being beneficial to improving the calculation efficiency of the top-level event probability parameters.
Example IV
Referring to fig. 4, fig. 4 is a schematic structural diagram of another static analysis device for a dynamic fault tree based on boolean condition events according to an embodiment of the present invention. As shown in fig. 4, the dynamic fault tree static analysis apparatus based on boolean condition event may include:
a memory 401 storing executable program codes;
A processor 402 coupled with the memory 401;
The processor 402 invokes executable program code stored in the memory 401 to perform the steps in the boolean condition event based dynamic fault tree static analysis method described in the first or second embodiments of the present invention.
Example five
The embodiment of the invention discloses a computer storage medium which stores computer instructions for executing the steps in the dynamic fault tree static analysis method based on the Boolean condition event described in the first embodiment or the second embodiment of the invention when the computer instructions are called.
Example six
An embodiment of the present invention discloses a computer program product comprising a non-transitory computer readable storage medium storing a computer program, and the computer program is operable to cause a computer to perform the steps of the boolean condition event based dynamic fault tree static analysis method described in embodiment one or embodiment two.
The apparatus embodiments described above are merely illustrative, wherein the modules illustrated as separate components may or may not be physically separate, and the components shown as modules may or may not be physical, i.e., may be located in one place, or may be distributed over a plurality of network modules. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of this embodiment. Those of ordinary skill in the art will understand and implement the present invention without undue burden.
From the above detailed description of the embodiments, it will be apparent to those skilled in the art that the embodiments may be implemented by means of software plus necessary general hardware platforms, or of course by means of hardware. Based on such understanding, the foregoing technical solutions may be embodied essentially or in part in the form of a software product that may be stored in a computer-readable storage medium including Read-Only Memory (ROM), random access Memory (Random Access Memory, RAM), programmable Read-Only Memory (Programmable Read-Only Memory, PROM), erasable programmable Read-Only Memory (Erasable Programmable Read Only Memory, EPROM), one-time programmable Read-Only Memory (OTPROM), electrically erasable programmable Read-Only Memory (EEPROM), compact disc Read-Only Memory (Compact Disc Read-Only Memory, CD-ROM) or other optical disc Memory, magnetic disc Memory, tape Memory, or any other medium that can be used for computer-readable carrying or storing data.
Finally, it should be noted that: the embodiment of the invention discloses a dynamic fault tree static analysis method and a dynamic fault tree static analysis device based on Boolean condition events, which are disclosed by the embodiment of the invention only for illustrating the technical scheme of the invention, but not limiting the technical scheme; although the invention has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art will understand that; the technical scheme recorded in the various embodiments can be modified or part of technical features in the technical scheme can be replaced equivalently; such modifications and substitutions do not depart from the spirit and scope of the corresponding technical solutions.
Claims (7)
1. A boolean condition event based dynamic fault tree static analysis method, the method comprising:
based on a preset Boolean condition event, carrying out static conversion on a dynamic fault tree to be analyzed to obtain a static fault tree corresponding to the dynamic fault tree;
determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree;
Determining a qualitative analysis result corresponding to the dynamic fault tree according to all the target cut sets;
the determining, according to the static fault tree, a plurality of target cutsets corresponding to the static fault tree includes:
establishing a binary decision graph corresponding to the static fault tree according to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
According to all paths, executing path processing operation on all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree; the path processing operation comprises a path merging operation and/or a path simplifying operation;
And, the method further comprises:
determining non-crosslinked product items corresponding to each path according to all paths;
Determining the sum of the non-crosslinked product items corresponding to all paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all paths as an objective function corresponding to a Boolean function corresponding to the static fault tree; the objective function is a function of the sum of a plurality of non-crosslinked product terms;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, wherein the top-level event probability parameters are used as quantitative analysis results corresponding to the dynamic fault tree.
2. The static analysis method of a dynamic fault tree based on a boolean condition event according to claim 1, wherein the static conversion of the dynamic fault tree to be analyzed based on the preset boolean condition event to obtain a static fault tree corresponding to the dynamic fault tree comprises:
based on a preset Boolean condition event and a static conversion mode corresponding to the Boolean condition event, carrying out static conversion on a plurality of dynamic gates contained in a dynamic fault tree to be analyzed to obtain a static gate corresponding to each dynamic gate; the static conversion mode comprises at least one of a general priority AND gate static conversion mode, a logic AND gate input priority AND gate static conversion mode, a logic OR gate input priority AND gate static conversion mode, a cascade priority AND gate static conversion mode, a cold standby gate static conversion mode, a warm standby gate static conversion mode, a hot standby gate static conversion mode and a sequential forced gate static conversion mode;
and determining a static fault tree corresponding to the dynamic fault tree according to the static gates corresponding to all the dynamic gates.
3. The static analysis method of a dynamic fault tree based on boolean condition events according to claim 1, wherein the building of the binary decision diagram corresponding to the static fault tree according to the static fault tree comprises:
Determining a Boolean function corresponding to the static fault tree according to the static fault tree;
Based on a preset target operation mode and a Boolean function corresponding to the static fault tree, establishing a binary decision diagram corresponding to the static fault tree; the target operation mode comprises a simplified operation mode and/or a contradiction operation mode, and the binary decision graph is a binary decision graph containing non-independent nodes.
4. The static analysis method of a dynamic fault tree based on boolean condition events according to claim 1, wherein the performing, according to the objective function, a top-level event probability calculation operation on the static fault tree to obtain a top-level event probability parameter of the static fault tree, as a quantitative analysis result corresponding to the dynamic fault tree, includes:
according to the objective function and the objective integral calculation mode, calculating probability parameters corresponding to each non-crosslinked product item contained in the objective function;
and determining the sum of probability parameters corresponding to all the non-crosslinked product items according to the probability parameters corresponding to each non-crosslinked product item, and determining the sum of probability parameters corresponding to all the non-crosslinked product items as a top-level event probability parameter of the static fault tree to serve as a quantitative analysis result corresponding to the dynamic fault tree.
5. A boolean condition event based dynamic fault tree static analysis device, the device comprising:
The conversion module is used for carrying out static conversion on the dynamic fault tree to be analyzed based on a preset Boolean condition event to obtain a static fault tree corresponding to the dynamic fault tree;
the first determining module is used for determining a plurality of target cutsets corresponding to the static fault tree according to the static fault tree;
the second determining module is used for determining qualitative analysis results corresponding to the dynamic fault tree according to all the target cutsets;
the first determining module determines, according to the static fault tree, a plurality of target cutsets corresponding to the static fault tree in a specific manner:
establishing a binary decision graph corresponding to the static fault tree according to the static fault tree;
Determining a top node and a terminal node contained in the binary decision diagram according to the binary decision diagram corresponding to the static fault tree;
Determining all paths between the top node and the terminal point according to the top node and the terminal point;
According to all paths, executing path processing operation on all paths to obtain all paths after processing as a plurality of target cutsets corresponding to the static fault tree; the path processing operation comprises a path merging operation and/or a path simplifying operation;
and, the second determining module is further configured to:
determining non-crosslinked product items corresponding to each path according to all paths;
Determining the sum of the non-crosslinked product items corresponding to all paths according to the non-crosslinked product items corresponding to each path, and determining the sum of the non-crosslinked product items corresponding to all paths as an objective function corresponding to a Boolean function corresponding to the static fault tree; the objective function is a function of the sum of a plurality of non-crosslinked product terms;
And carrying out top-level event probability calculation operation on the static fault tree according to the objective function to obtain top-level event probability parameters of the static fault tree, wherein the top-level event probability parameters are used as quantitative analysis results corresponding to the dynamic fault tree.
6. A boolean condition event based dynamic fault tree static analysis device, the device comprising:
A memory storing executable program code;
A processor coupled to the memory;
The processor invokes the executable program code stored in the memory to perform the boolean condition event based dynamic fault tree static analysis method according to any of claims 1-4.
7. A computer storage medium storing computer instructions which, when invoked, are operable to perform the boolean conditional event based dynamic fault tree static analysis method according to any of the claims 1-4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310962531.8A CN117033035B (en) | 2023-08-01 | 2023-08-01 | Dynamic fault tree static analysis method and device based on Boolean condition event |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310962531.8A CN117033035B (en) | 2023-08-01 | 2023-08-01 | Dynamic fault tree static analysis method and device based on Boolean condition event |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117033035A CN117033035A (en) | 2023-11-10 |
| CN117033035B true CN117033035B (en) | 2024-05-03 |
Family
ID=88623785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310962531.8A Active CN117033035B (en) | 2023-08-01 | 2023-08-01 | Dynamic fault tree static analysis method and device based on Boolean condition event |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117033035B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107766658A (en) * | 2017-10-24 | 2018-03-06 | 北京航空航天大学 | A kind of cold-standby system failure behavior modeling method based on SBDD models |
| CN110045715A (en) * | 2019-04-15 | 2019-07-23 | 中国民航大学 | Minimal cut set method for solving based on Petri network and improvement binary decision graph model |
| CN111209177A (en) * | 2020-01-06 | 2020-05-29 | 华东师范大学 | Hardware system reliability verification system |
| CN112765833A (en) * | 2021-02-05 | 2021-05-07 | 中国人民解放军国防科技大学 | Reliability modeling and evaluation method for dynamic tasks of redundant multi-stage task system |
| CN114357600A (en) * | 2021-11-08 | 2022-04-15 | 中国人民解放军92578部队 | Reliability analysis method and device for aircraft mission system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8346694B2 (en) * | 2004-12-21 | 2013-01-01 | University Of Virginia Patent Foundation | Method and system for dynamic probabilistic risk assessment |
-
2023
- 2023-08-01 CN CN202310962531.8A patent/CN117033035B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107766658A (en) * | 2017-10-24 | 2018-03-06 | 北京航空航天大学 | A kind of cold-standby system failure behavior modeling method based on SBDD models |
| CN110045715A (en) * | 2019-04-15 | 2019-07-23 | 中国民航大学 | Minimal cut set method for solving based on Petri network and improvement binary decision graph model |
| CN111209177A (en) * | 2020-01-06 | 2020-05-29 | 华东师范大学 | Hardware system reliability verification system |
| CN112765833A (en) * | 2021-02-05 | 2021-05-07 | 中国人民解放军国防科技大学 | Reliability modeling and evaluation method for dynamic tasks of redundant multi-stage task system |
| CN114357600A (en) * | 2021-11-08 | 2022-04-15 | 中国人民解放军92578部队 | Reliability analysis method and device for aircraft mission system |
Non-Patent Citations (2)
| Title |
|---|
| A Combinatorial Reliability_Analysi of Dynamic Fault Trees with Priority AND Gates;周四维 等;《IEEE》;1-7 * |
| 基于顺序二元决策图的动态故障树分析;李佩昌;袁宏杰;兰杰;程明;;北京航空航天大学学报;第43卷(第01期);170-178 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117033035A (en) | 2023-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Sinnamon et al. | New approaches to evaluating fault trees | |
| Charikar et al. | Improved combinatorial algorithms for the facility location and k-median problems | |
| Mehta et al. | ALGORITHM 643: FEXACT: a FORTRAN subroutine for Fisher's exact test on unordered r× c contingency tables | |
| CN111338836B (en) | Method, apparatus, computer device and storage medium for processing fault data | |
| Sinnamon et al. | Fault tree analysis and binary decision diagrams | |
| CN109344461B (en) | Fault scene tree modeling method of multi-state multi-stage task system | |
| CN112988123B (en) | DDD-oriented software design method and system | |
| CN117033035B (en) | Dynamic fault tree static analysis method and device based on Boolean condition event | |
| CN108959571B (en) | SQL statement operation method and device, terminal equipment and storage medium | |
| WO2008005637A2 (en) | Hybrid assessment tool, and systems and methods of quantifying risk | |
| CN114816170A (en) | Rule scheme generation method, device, medium and electronic equipment | |
| binti Oseman et al. | Data mining in churn analysis model for telecommunication industry | |
| CN110021936B (en) | Method and device for determining running state of ring-containing power distribution network | |
| JPH11346438A (en) | Predicting method for demand for electric power | |
| CN107193736A (en) | Method of testing, device, electronic equipment and storage medium | |
| Fan et al. | Test case generation from UML subactivity and activity diagram | |
| Nadjafi et al. | Quantitative based fault tree analysis: An integrated fuzzy Monte Carlo and its application on launch escape emergency detection system | |
| CN112561311A (en) | Power grid dispatching system, method and equipment based on artificial intelligence | |
| CN112235471A (en) | Call center work order processing method and device, computer equipment and storage medium | |
| CN113342800A (en) | Data relation processing method and device and computer readable storage medium | |
| JP2007181393A (en) | Method for analyzing power system | |
| Kvassay et al. | Use of binary decision diagrams in importance analysis based on minimal cut vectors | |
| CN113657912B (en) | Automatic call forwarding method and device, electronic equipment and storage medium | |
| CN112837040B (en) | Power data management method and system applied to smart grid | |
| Rolik et al. | Rule-based algorithmic approach for solving problems of impact analysis in access networks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |