CN116978792B - Preparation method of packaging structure - Google Patents

Preparation method of packaging structure Download PDF

Info

Publication number
CN116978792B
CN116978792B CN202310990213.2A CN202310990213A CN116978792B CN 116978792 B CN116978792 B CN 116978792B CN 202310990213 A CN202310990213 A CN 202310990213A CN 116978792 B CN116978792 B CN 116978792B
Authority
CN
China
Prior art keywords
mth
layer
forming
dielectric
photoresist layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202310990213.2A
Other languages
Chinese (zh)
Other versions
CN116978792A (en
Inventor
唐彬杰
李宗怿
梁新夫
潘波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changdian Integrated Circuit Shaoxing Co ltd
Original Assignee
Changdian Integrated Circuit Shaoxing Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changdian Integrated Circuit Shaoxing Co ltd filed Critical Changdian Integrated Circuit Shaoxing Co ltd
Priority to CN202310990213.2A priority Critical patent/CN116978792B/en
Publication of CN116978792A publication Critical patent/CN116978792A/en
Application granted granted Critical
Publication of CN116978792B publication Critical patent/CN116978792B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0231Manufacturing methods of the redistribution layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention discloses a preparation method of a packaging structure, which comprises the following steps: forming a rewiring structure on the support structure, the method of forming the rewiring structure comprising: sequentially forming laminated first to Mth rewiring unit layers; the step of forming an optional mth rewiring unit layer includes: forming a patterned mth sacrificial photoresist layer, wherein the mth sacrificial photoresist layer is provided with an mth opening; forming an mth rewiring layer in the mth opening; removing the mth sacrificial photoresist layer; then, forming an mth dielectric adhesive layer surrounding the side wall surface of the mth rewiring layer, wherein the mth dielectric adhesive layer does not cover the top surface of the mth rewiring layer; the elastic modulus of the m dielectric adhesive layer is larger than that of the m sacrificial photoresist layer, and the resolution of the m sacrificial photoresist layer is larger than that of the m dielectric adhesive layer under the same exposure condition. The figure quality of any m-th rewiring layer and the mechanical property of any m-th dielectric adhesive layer are considered.

Description

Preparation method of packaging structure
Technical Field
The invention relates to the technical field of semiconductors, in particular to a preparation method of a packaging structure.
Background
The rewiring structure comprises a dielectric adhesive layer and a conductive metal layer. The existing preparation process of the rewiring structure comprises the following steps: and forming a dielectric adhesive layer by spin coating photosensitive Polyimide (PI) adhesive, forming an opening in the dielectric adhesive layer by a photoetching process, and filling metal into the opening by sputtering, electroplating and other processes to form a conductive metal layer.
Because of product performance requirements, some of the rewiring structures in the chip packaging structures need to be provided with thicker dielectric adhesive layers, for example, the thickness of each dielectric adhesive layer is more than 20 micrometers. However, the photolithography process cannot open an opening with an aspect ratio greater than 1 on a thick dielectric glue layer. Therefore, when the device is arranged, the diameter of the openings and the distance between the openings can only be increased, so that the openings can penetrate through the dielectric adhesive layer. However, the increase of the diameter of the openings and the increase of the distance between the openings tend to limit the structure and pattern arrangement of the conductive metal layer, resulting in limited performance. It is difficult to consider the mechanical properties of the dielectric adhesive layer of the pattern quality of the conductive metal layer.
Disclosure of Invention
Therefore, the technical problem to be solved by the invention is to solve the problem that the mechanical property of the dielectric adhesive layer of the pattern quality of the conductive metal layer is difficult to be considered, so as to provide a preparation method of the packaging structure.
The invention provides a preparation method of a packaging structure, which comprises the following steps: providing a support structure; forming a rewiring structure on the support structure, the method of forming the rewiring structure comprising: sequentially forming laminated first to Mth rewiring unit layers, M being an integer greater than or equal to 2; the step of forming an optional mth rewiring unit layer includes: forming a patterned mth sacrificial photoresist layer, wherein the mth sacrificial photoresist layer is provided with an mth opening; forming an mth rewiring layer in the mth opening; after forming the mth rewiring layer, removing the mth sacrificial photoresist layer; after removing the mth sacrificial photoresist layer, forming an mth dielectric photoresist layer surrounding the sidewall surface of the mth rewiring layer, wherein the mth dielectric photoresist layer does not cover the top surface of the mth rewiring layer; the elastic modulus of the m dielectric adhesive layer is larger than that of the m sacrificial photoresist layer, and the resolution of the m sacrificial photoresist layer is larger than that of the m dielectric adhesive layer under the same exposure condition.
Optionally, the step of forming an optional mth rewiring unit layer further includes: forming an mth initial seed layer before forming an mth sacrificial photoresist layer; in the step of forming the mth sacrificial photoresist layer, the mth sacrificial photoresist layer is positioned on one side surface of a part of the mth initial seed layer, which is away from the supporting structure; removing the m initial seed layer uncovered by the m-th rewiring layer after removing the m sacrificial photoresist layer and before forming the m dielectric photoresist layer, so that the m initial seed layer at the bottom of the m-th rewiring layer forms the m-th seed layer; in the step of forming the mth dielectric glue layer, the mth dielectric glue layer also surrounds the sidewall surface of the mth seed layer.
Optionally, the step of forming the mth dielectric glue layer includes: forming an mth initial dielectric adhesive layer surrounding the sidewall surface of the mth rewiring layer and the top surface of the mth rewiring layer by adopting a coating process; curing the m-th initial dielectric adhesive layer; and after the m-th initial dielectric adhesive layer is cured, grinding the m-th initial dielectric adhesive layer until the top surface of the m-th rewiring layer is exposed, so that the m-th initial dielectric adhesive layer forms the m-th dielectric adhesive layer.
Optionally, in the step of forming the mth initial dielectric glue layer surrounding the sidewall surface of the mth rewiring layer and the top surface of the mth rewiring layer by using a coating process, the material composition of the mth initial dielectric glue layer includes: propylene glycol methyl ether acetate, acrylic resin, 3-methoxybutyl acetate and a photoinitiator, wherein the mass percent of the propylene glycol methyl ether acetate is 60% -70%, the mass percent of the acrylic resin is 20% -30%, the mass percent of the 3-methoxybutyl acetate is 1% -10%, and the mass percent of the photoinitiator is 1% -10%.
Optionally, the step of forming the patterned mth sacrificial photoresist layer includes: forming an mth initial sacrificial photoresist layer by adopting a coating process; exposing and developing the mth initial sacrificial photoresist layer to form a patterned mth sacrificial photoresist layer.
Optionally, in the step of forming the mth initial sacrificial photoresist layer by using a coating process, the material composition of the mth initial sacrificial photoresist layer includes: the ultraviolet light-sensitive adhesive comprises, by mass, 30% -40% of acrylic resin, 30% -40% of propylene glycol methyl ether acetate, 6% -25% of acrylic ester and 4% -11% of a photosensitizer.
Optionally, the elastic modulus of the mth dielectric glue layer is greater than or equal to 1GPa.
Optionally, the resolution of the mth sacrificial photoresist layer is 2-100 times the resolution of the mth dielectric photoresist layer.
Optionally, the dielectric constant of the mth dielectric glue layer is less than the dielectric constant of the mth sacrificial photoresist layer.
Optionally, the dielectric constant of the mth dielectric glue layer is less than or equal to 3.
Optionally, the thickness of the mth sacrificial photoresist layer is 4 micrometers to 130 micrometers; the thickness of the m dielectric glue layer is 4 micrometers-130 micrometers.
Optionally, the aspect ratio of any mth opening is greater than 1 and less than 2.
Optionally, the support structure is a temporary carrier or a front-end-of-line device.
The technical scheme of the invention has the following beneficial effects:
According to the preparation method of the packaging structure, the m-th sacrificial photoresist layer adopts the high-resolution photoresist, and the m-th opening with regular opening morphology is prepared by utilizing the excellent opening capability of the high-resolution photoresist, so that the phenomenon that the m-th opening cannot longitudinally penetrate through the photoresist in the photoetching process with thicker thickness and smaller aperture and pitch is avoided, and particularly, the phenomenon that adjacent m-th openings are communicated in the m-th opening with smaller pitch is avoided, so that the pattern quality of the m-th rewiring layer is better. The elastic modulus of the mth dielectric adhesive layer is larger than that of the mth sacrificial photoresist layer, so that the mth dielectric adhesive layer has good mechanical property and high supporting capacity. Thus, the figure quality of any m-th rewiring layer and the mechanical property of any m-th dielectric adhesive layer are both considered.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are needed in the description of the embodiments or the prior art will be briefly described, and it is obvious that the drawings in the description below are some embodiments of the present invention, and other drawings can be obtained according to the drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flowchart of a method for manufacturing a package structure according to an embodiment of the present invention;
Fig. 2 to 13 are schematic structural diagrams illustrating a manufacturing process of a package structure according to an embodiment of the invention.
Detailed Description
Through researches, the dielectric adhesive layer in the rewiring structure has limited photoetching capability due to considering dielectric property and mechanical property and photosensitive property, and has poorer photoetching capability compared with the photoresist which is specially focused on high resolution; it is difficult to form openings in the dielectric glue layer or the quality of the openings is poor and the pattern quality of the conductive metal layer is poor. Resulting in mechanical properties of the dielectric glue layer that make it difficult to compromise the pattern quality of the conductive metal layer.
On the basis, the invention provides a preparation method of the packaging structure, which takes the opening quality and the mechanical property of the dielectric adhesive layer into consideration.
The following description of the embodiments of the present invention will be made apparent and fully in view of the accompanying drawings, in which some, but not all embodiments of the invention are shown. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In the description of the present invention, it should be noted that the directions or positional relationships indicated by the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of describing the present invention and simplifying the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention. Furthermore, the terms "first," "second," and "third" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
In the description of the present invention, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; can be mechanically or electrically connected; can be directly connected or indirectly connected through an intermediate medium, and can be communication between two elements. The specific meaning of the above terms in the present invention will be understood in specific cases by those of ordinary skill in the art.
In addition, the technical features of the different embodiments of the present invention described below may be combined with each other as long as they do not collide with each other.
The present embodiment provides a package structure, referring to fig. 1, including:
Step S1: providing a support structure;
step S2: forming a rewiring structure on the support structure, the method of forming the rewiring structure comprising: sequentially forming laminated first to Mth rewiring unit layers, M being an integer greater than or equal to 2;
the step of forming an optional mth rewiring unit layer includes: forming a patterned mth sacrificial photoresist layer, wherein the mth sacrificial photoresist layer is provided with an mth opening; forming an mth rewiring layer in the mth opening; after forming the mth rewiring layer, removing the mth sacrificial photoresist layer; after removing the mth sacrificial photoresist layer, forming an mth dielectric photoresist layer surrounding the sidewall surface of the mth rewiring layer, wherein the mth dielectric photoresist layer does not cover the top surface of the mth rewiring layer; the elastic modulus of the m dielectric adhesive layer is larger than that of the m sacrificial photoresist layer, and the resolution of the m sacrificial photoresist layer is larger than that of the m dielectric adhesive layer under the same exposure condition.
In this embodiment, the mth sacrificial photoresist layer uses high resolution photoresist, and uses the excellent opening capability of the high resolution photoresist, so as to prepare the mth opening with regular opening morphology, thereby avoiding the phenomenon that the mth opening cannot longitudinally penetrate through the photoresist in the photolithography process with thicker thickness and smaller aperture and pitch, and especially avoiding the phenomenon that adjacent mth openings are communicated in the mth opening with smaller pitch, so that the pattern quality of the mth rewiring layer is better. The elastic modulus of the mth dielectric adhesive layer is larger than that of the mth sacrificial photoresist layer, so that the mth dielectric adhesive layer has good mechanical property and high supporting capacity. Thus, the figure quality of any m-th rewiring layer and the mechanical property of any m-th dielectric adhesive layer are both considered.
The step of forming an optional mth rewiring unit layer further comprises: forming an mth initial seed layer before forming an mth sacrificial photoresist layer; in the step of forming the mth sacrificial photoresist layer, the mth sacrificial photoresist layer is positioned on one side surface of a part of the mth initial seed layer, which is away from the supporting structure; removing the m initial seed layer uncovered by the m-th rewiring layer after removing the m sacrificial photoresist layer and before forming the m dielectric photoresist layer, so that the m initial seed layer at the bottom of the m-th rewiring layer forms the m-th seed layer; in the step of forming the mth dielectric glue layer, the mth dielectric glue layer also surrounds the sidewall surface of the mth seed layer.
The step of forming the mth dielectric glue layer comprises the following steps: forming an mth initial dielectric adhesive layer surrounding the sidewall surface of the mth rewiring layer and the top surface of the mth rewiring layer by adopting a coating process; curing the m-th initial dielectric adhesive layer; and after the m-th initial dielectric adhesive layer is cured, grinding the m-th initial dielectric adhesive layer until the top surface of the m-th rewiring layer is exposed, so that the m-th initial dielectric adhesive layer forms the m-th dielectric adhesive layer.
The step of forming a patterned mth sacrificial photoresist layer includes: forming an mth initial sacrificial photoresist layer by adopting a coating process; exposing and developing the mth initial sacrificial photoresist layer to form a patterned mth sacrificial photoresist layer.
In the step of forming the mth initial sacrificial photoresist layer by using the coating process, the mth initial sacrificial photoresist layer comprises the following material components: the ultraviolet light-sensitive adhesive comprises, by mass, 30% -40% of acrylic resin, 30% -40% of propylene glycol methyl ether acetate, 6% -25% of acrylic ester and 4% -11% of a photosensitizer.
In the step of forming the mth initial dielectric glue layer surrounding the sidewall surface of the mth re-wiring layer and the top surface of the mth re-wiring layer by using a coating process, the material composition of the mth initial dielectric glue layer includes: propylene glycol methyl ether acetate, acrylic resin, 3-methoxybutyl acetate and a photoinitiator, wherein the mass percent of the propylene glycol methyl ether acetate is 60% -70%, the mass percent of the acrylic resin is 20% -30%, the mass percent of the 3-methoxybutyl acetate is 1% -10%, and the mass percent of the photoinitiator is 1% -10%.
The resolution of the mth sacrificial photoresist layer is 2-100 times, e.g., 10-20-30-50-60-80-100-times, the resolution of the mth dielectric photoresist layer.
The following describes in detail the manufacturing method of the package structure of the present embodiment with reference to fig. 2 to 13.
Referring to fig. 2, a support structure 3 is provided.
The support structure 3 is a temporary carrier or a front end process device.
In this embodiment, the support structure 3 is taken as a temporary carrier plate as an example. The temporary carrier has a bonding adhesive film 31 on one side surface.
Next, a re-wiring structure is formed on the support structure, the method of forming the re-wiring structure comprising: sequentially forming laminated first to Mth rewiring unit layers, M being an integer greater than or equal to 2; in the present embodiment, taking M equal to 2 as an example. In other embodiments, M may be an integer greater than or equal to 3.
With continued reference to fig. 2, a first initial seed layer 4 is formed on the support structure 3.
Specifically, the first initial seed layer 4 is formed on a surface of a side of the bonding adhesive film 31 facing away from the support structure 3.
The process of forming the first preliminary seed layer 4 includes a physical vapor deposition process, such as a sputtering process.
The first initial seed layer 4 is of a single-layer structure or a multi-layer structure. When the first initial seed layer 4 is of a single layer structure, the material of the first initial seed layer 4 includes copper. When the first initial seed layer 4 is a two-layer structure, the first initial seed layer 4 includes a titanium layer and a copper layer stacked from bottom to top, the titanium layer in the first initial seed layer 4 is used to increase the bonding force between the first initial seed layer 4 and the support structure 3, and the titanium layer is located between the copper layer and the support structure 3 in the first initial seed layer 4.
Referring to fig. 3, a patterned first sacrificial photoresist layer 5 is formed on a portion of a side surface of the first initial seed layer 4 facing away from the support structure 3, the first sacrificial photoresist layer 5 having a first opening 51 therein.
The step of forming the patterned first sacrificial photoresist layer 5 includes: forming a first initial sacrificial photoresist layer by adopting a coating process, and particularly forming the first initial sacrificial photoresist layer on the surface of one side of part of the first initial seed layer 4, which faces away from the support structure 3; the first initial sacrificial photoresist layer is exposed and developed such that the first initial sacrificial photoresist layer forms a patterned first sacrificial photoresist layer 5, the first sacrificial photoresist layer 5 having a first opening 51 therein.
In the step of forming the first initial sacrificial photoresist layer using the coating process, the material composition of the first initial sacrificial photoresist layer includes: the ultraviolet light-sensitive adhesive comprises, by mass, 30% -40% of acrylic resin, 30% -40% of propylene glycol methyl ether acetate, 6% -25% of acrylic ester and 4% -11% of a photosensitizer.
In one embodiment, the thickness of the first sacrificial photoresist layer 5 is 4 microns to 130 microns.
In one embodiment, the aspect ratio of the first opening 51 is greater than 1 and less than 2.
The first sacrificial photoresist layer 5 adopts high-resolution photoresist, and the excellent opening capability of the high-resolution photoresist is utilized, so that the first opening 51 with regular opening morphology is prepared, the phenomenon that the first opening 51 cannot longitudinally penetrate through the photoresist in the photoetching process with thicker thickness and smaller aperture and pitch is avoided, and particularly, the phenomenon that adjacent first openings 51 are communicated in the first opening 51 with smaller pitch can be avoided.
Referring to fig. 4, a first re-wiring layer 11 is formed in the first opening 51.
The process of forming the first re-wiring layer 11 includes an electroplating process or an electroless plating process.
The material of the first re-wiring layer 11 includes copper.
Referring to fig. 5, after the first re-wiring layer 11 is formed, the first sacrificial photoresist layer 5 is removed.
In this embodiment, the method further includes: after the removal of the first sacrificial photoresist layer 5, the first initial seed layer 4 not covered by the first re-wiring layer 11 is removed, so that the first initial seed layer 4 at the bottom of the first re-wiring layer 11 constitutes a first seed layer 4a.
Referring to fig. 6 and 7, after the first sacrificial photoresist layer 5 is removed, a first dielectric photoresist layer 21a surrounding the sidewall surface of the first re-wiring layer 11 is formed, the first dielectric photoresist layer 21a not covering the top surface of the first re-wiring layer 11; the elastic modulus of the first dielectric glue layer 21a is greater than the elastic modulus of the first sacrificial photoresist layer 5, and the resolution of the first sacrificial photoresist layer 5 is greater than the resolution of the first dielectric glue layer 21a under the same exposure conditions.
In the step of forming the first dielectric glue layer 21a, the first dielectric glue layer 21a also surrounds the sidewall surfaces of the first seed layer 4 a.
Referring to fig. 6, a first initial dielectric glue layer 21 surrounding the sidewall surface of the first re-wiring layer 11 and the top surface of the first re-wiring layer 11 is formed using a coating process; the first initial dielectric glue layer 21 is subjected to a curing process.
In the step of forming the first initial dielectric glue layer 21 surrounding the sidewall surface of the first re-wiring layer 11 and the top surface of the first re-wiring layer 11 using a coating process, the material composition of the first initial dielectric glue layer 21 includes: propylene glycol methyl ether acetate, acrylic resin, 3-methoxybutyl acetate and a photoinitiator, wherein the mass percent of the propylene glycol methyl ether acetate is 60% -70%, the mass percent of the acrylic resin is 20% -30%, the mass percent of the 3-methoxybutyl acetate is 1% -10%, and the mass percent of the photoinitiator is 1% -10%.
Referring to fig. 7, after the curing process is performed on the first initial dielectric glue layer 21, the first initial dielectric glue layer 21 is ground until the top surface of the first re-wiring layer 11 is exposed, so that the first initial dielectric glue layer 21 forms a first dielectric glue layer 21a.
In one embodiment, the first dielectric glue layer 21a has an elastic modulus of greater than or equal to 1GPa. The elastic modulus of the first dielectric adhesive layer 21a is larger, so that the mechanical property of the first dielectric adhesive layer 21a is better, and the supporting capability is higher.
In one embodiment, the resolution of the first sacrificial photoresist layer 5 is 2 to 100 times the resolution of the first dielectric photoresist layer 21a under the same exposure conditions.
In one embodiment, the dielectric constant of the first dielectric glue layer 21a is smaller than the dielectric constant of the first sacrificial photoresist layer 5. The dielectric constant of the first dielectric glue layer 21a is smaller, so that the loss of the electrical signal is smaller.
In one embodiment, the dielectric constant of the first dielectric glue layer 21a is less than or equal to 3.
In one embodiment, the thickness of the first dielectric glue layer 21a is 4 microns to 130 microns.
Referring to fig. 8, a second initial seed layer 6 is formed on a side surface of the first dielectric glue layer 21a and the first redistribution layer 11 facing away from the support structure 3.
The process of forming the second initial seed layer 6 is a physical vapor deposition process, such as a sputtering process.
The second initial seed layer 6 is of a single-layer structure or a multi-layer structure. When the second initial seed layer 6 is of a single layer structure, the material of the second initial seed layer 6 includes copper. When the second initial seed layer 6 has a two-layer structure, the second initial seed layer 6 includes a titanium layer and a copper layer stacked from bottom to top, the titanium layer in the second initial seed layer 6 is used to increase the bonding force between the second initial seed layer 6 and the first dielectric glue layer 21a and the first redistribution layer 11, and the titanium layer is located between the copper layer and the first dielectric glue layer 21a and between the copper layer and the first redistribution layer 11 in the second initial seed layer 6.
Referring to fig. 9, a patterned second sacrificial photoresist layer 7 is formed on a surface of a portion of the second initial seed layer 6 facing away from the support structure 3.
The step of forming the patterned second sacrificial photoresist layer 7 comprises: forming a second initial sacrificial photoresist layer on the side of the first dielectric glue layer 21a and the first redistribution layer 11 facing away from the support structure 3 using a coating process; the second initial sacrificial photoresist layer is exposed and developed such that the second initial sacrificial photoresist layer forms a patterned second sacrificial photoresist layer 7, the second sacrificial photoresist layer 7 having a second opening 71 therein.
In the step of forming the second initial sacrificial photoresist layer using the coating process, the material composition of the second initial sacrificial photoresist layer includes: the ultraviolet light-sensitive adhesive comprises, by mass, 30% -40% of acrylic resin, 30% -40% of propylene glycol methyl ether acetate, 6% -25% of acrylic ester and 4% -11% of a photosensitizer.
In one embodiment, the second sacrificial photoresist layer has a thickness of 4 microns to 130 microns.
In one embodiment, the aspect ratio of the second opening 71 is greater than 1 and less than 2.
The second sacrificial photoresist layer 7 adopts high-resolution photoresist, and the excellent opening capability of the high-resolution photoresist is utilized, so that the second opening 71 with regular opening morphology is prepared, the phenomenon that the second opening 71 cannot longitudinally penetrate through the photoresist in the photoetching process with thicker thickness and smaller aperture and pitch is avoided, and particularly, the phenomenon that adjacent second openings 71 are communicated in the second opening 71 with smaller pitch can be avoided.
Referring to fig. 10, a second redistribution layer 12 is formed in the second opening 71.
The process of forming the second redistribution layer 12 includes an electroplating process or an electroless plating process.
The material of the second redistribution layer 12 includes copper.
Referring to fig. 11, after the second re-wiring layer 12 is formed, the second sacrificial photoresist layer 7 is removed.
In this embodiment, the method further includes: after removing the second sacrificial photoresist layer 7, the second initial seed layer 6 uncovered by the second redistribution layer 12 is removed, so that the second initial seed layer 6 at the bottom of the second redistribution layer 12 constitutes a second seed layer 6a.
Referring to fig. 12 to 13, after the second sacrificial photoresist layer 7 is removed, a second dielectric photoresist layer 22a surrounding the sidewall surfaces of the second re-wiring layer 12 is formed, the second dielectric photoresist layer 22a not covering the top surface of the second re-wiring layer 12; the second dielectric glue layer 22a has a modulus of elasticity that is greater than the modulus of elasticity of the second sacrificial photoresist layer 7, and the resolution of the second sacrificial photoresist layer 7 is greater than the resolution of the second dielectric glue layer 22a under the same exposure conditions.
In the step of forming the second dielectric glue layer 22a, the second dielectric glue layer 22a also surrounds the sidewall surfaces of the second seed layer 6 a.
Referring to fig. 12, a coating process is used to form a second initial dielectric glue layer 22 surrounding the sidewall surfaces of the second redistribution layer 12 and the top surface of the second redistribution layer 12; the second initial dielectric glue layer 22 is cured.
In the step of forming the second initial dielectric glue layer 22 surrounding the sidewall surfaces of the second redistribution layer 12 and the top surface of the second redistribution layer 12 using a coating process, the material composition of the second initial dielectric glue layer 22 includes: propylene glycol methyl ether acetate, acrylic resin, 3-methoxybutyl acetate and a photoinitiator, wherein the mass percent of the propylene glycol methyl ether acetate is 60% -70%, the mass percent of the acrylic resin is 20% -30%, the mass percent of the 3-methoxybutyl acetate is 1% -10%, and the mass percent of the photoinitiator is 1% -10%.
Referring to fig. 13, after the second initial dielectric glue layer 22 is cured, the second initial dielectric glue layer 22 is ground until the top surface of the second redistribution layer 12 is exposed, so that the second initial dielectric glue layer 22 forms a second dielectric glue layer 22a.
In one embodiment, the second dielectric glue layer 22a has an elastic modulus of greater than or equal to 1GPa. The elastic modulus of the second dielectric adhesive layer 22a is larger, so that the mechanical property of the second dielectric adhesive layer 22a is better, and the supporting capability is higher.
In one embodiment, the resolution of the second sacrificial photoresist layer 7 is 2 to 100 times the resolution of the second dielectric photoresist layer 22a under the same exposure conditions.
In one embodiment, the dielectric constant of the second dielectric glue layer 22a is smaller than the dielectric constant of the second sacrificial photoresist layer 7. The second dielectric glue layer 22a has a smaller dielectric constant and thus has less loss of electrical signals.
In one embodiment, the dielectric constant of the second dielectric glue layer 22a is less than or equal to 3.
In one embodiment, the thickness of the second dielectric glue layer 22a is 4 microns to 130 microns.
It is apparent that the above examples are given by way of illustration only and are not limiting of the embodiments. Other variations or modifications of the above teachings will be apparent to those of ordinary skill in the art. It is not necessary here nor is it exhaustive of all embodiments. While still being apparent from variations or modifications that may be made by those skilled in the art are within the scope of the invention.

Claims (12)

1. The preparation method of the packaging structure is characterized by comprising the following steps:
providing a support structure;
Forming a rewiring structure on the support structure, the method of forming the rewiring structure comprising: sequentially forming laminated first to Mth rewiring unit layers, M being an integer greater than or equal to 2;
The step of forming an optional mth rewiring unit layer includes: forming a patterned mth sacrificial photoresist layer, wherein the mth sacrificial photoresist layer is provided with an mth opening; forming an mth rewiring layer in the mth opening; after forming the mth rewiring layer, removing the mth sacrificial photoresist layer; after removing the mth sacrificial photoresist layer, forming an mth dielectric photoresist layer surrounding the sidewall surface of the mth rewiring layer, wherein the mth dielectric photoresist layer does not cover the top surface of the mth rewiring layer; the elastic modulus of the mth dielectric adhesive layer is larger than that of the mth sacrificial photoresist layer, and the resolution of the mth sacrificial photoresist layer is larger than that of the mth dielectric adhesive layer under the same exposure condition;
The step of forming the mth dielectric glue layer comprises the following steps: forming an mth initial dielectric adhesive layer surrounding the sidewall surface of the mth rewiring layer and the top surface of the mth rewiring layer by adopting a coating process; curing the m-th initial dielectric adhesive layer; and after the m-th initial dielectric adhesive layer is cured, grinding the m-th initial dielectric adhesive layer until the top surface of the m-th rewiring layer is exposed, so that the m-th initial dielectric adhesive layer forms the m-th dielectric adhesive layer.
2. The method of manufacturing a package structure according to claim 1, wherein the step of forming an arbitrary mth rewiring unit layer further comprises: forming an mth initial seed layer before forming an mth sacrificial photoresist layer; in the step of forming the mth sacrificial photoresist layer, the mth sacrificial photoresist layer is positioned on one side surface of a part of the mth initial seed layer, which is away from the supporting structure; removing the m initial seed layer uncovered by the m-th rewiring layer after removing the m sacrificial photoresist layer and before forming the m dielectric photoresist layer, so that the m initial seed layer at the bottom of the m-th rewiring layer forms the m-th seed layer; in the step of forming the mth dielectric glue layer, the mth dielectric glue layer also surrounds the sidewall surface of the mth seed layer.
3. The method of manufacturing a package structure according to claim 1, wherein in the step of forming the mth initial dielectric glue layer surrounding the sidewall surface of the mth re-wiring layer and the top surface of the mth re-wiring layer by using a coating process, a material composition of the mth initial dielectric glue layer includes: propylene glycol methyl ether acetate, acrylic resin, 3-methoxybutyl acetate and a photoinitiator, wherein the mass percent of the propylene glycol methyl ether acetate is 60% -70%, the mass percent of the acrylic resin is 20% -30%, the mass percent of the 3-methoxybutyl acetate is 1% -10%, and the mass percent of the photoinitiator is 1% -10%.
4. The method of claim 1, wherein the step of forming a patterned mth sacrificial photoresist layer comprises: forming an mth initial sacrificial photoresist layer by adopting a coating process; exposing and developing the mth initial sacrificial photoresist layer to form a patterned mth sacrificial photoresist layer.
5. The method of manufacturing a package structure according to claim 4, wherein in the step of forming the mth initial sacrificial photoresist layer using a coating process, the material composition of the mth initial sacrificial photoresist layer includes: the ultraviolet light-sensitive adhesive comprises, by mass, 30% -40% of acrylic resin, 30% -40% of propylene glycol methyl ether acetate, 6% -25% of acrylic ester and 4% -11% of a photosensitizer.
6. The method of claim 1, wherein the m-th dielectric glue layer has an elastic modulus greater than or equal to 1GPa.
7. The method of claim 1, wherein the resolution of the mth sacrificial photoresist layer is 2-100 times the resolution of the mth dielectric photoresist layer.
8. The method of claim 1, wherein the dielectric constant of the mth dielectric glue layer is less than the dielectric constant of the mth sacrificial photoresist layer.
9. The method of claim 1 or 8, wherein the m-th dielectric glue layer has a dielectric constant less than or equal to 3.
10. The method of manufacturing a package structure according to claim 1, wherein the thickness of the mth sacrificial photoresist layer is 4-130 microns; the thickness of the m dielectric glue layer is 4 micrometers-130 micrometers.
11. The method of manufacturing a package according to claim 1, wherein an aspect ratio of any mth opening is greater than or equal to 1 and less than 2.
12. The method of claim 1, wherein the support structure is a temporary carrier or a front-end-of-line device.
CN202310990213.2A 2023-08-07 2023-08-07 Preparation method of packaging structure Active CN116978792B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310990213.2A CN116978792B (en) 2023-08-07 2023-08-07 Preparation method of packaging structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310990213.2A CN116978792B (en) 2023-08-07 2023-08-07 Preparation method of packaging structure

Publications (2)

Publication Number Publication Date
CN116978792A CN116978792A (en) 2023-10-31
CN116978792B true CN116978792B (en) 2024-05-28

Family

ID=88479464

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310990213.2A Active CN116978792B (en) 2023-08-07 2023-08-07 Preparation method of packaging structure

Country Status (1)

Country Link
CN (1) CN116978792B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108269766A (en) * 2017-12-20 2018-07-10 深南电路股份有限公司 A kind of ultra-thin packed substrate structure and its processing method
CN111856889A (en) * 2020-07-03 2020-10-30 儒芯微电子材料(上海)有限公司 Method for enhancing resolution of photoetching pattern
CN114709170A (en) * 2022-03-28 2022-07-05 长电集成电路(绍兴)有限公司 Multilayer wiring layer structure and preparation method thereof
CN116169031A (en) * 2023-04-24 2023-05-26 长电集成电路(绍兴)有限公司 Preparation method of chip packaging structure

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108269766A (en) * 2017-12-20 2018-07-10 深南电路股份有限公司 A kind of ultra-thin packed substrate structure and its processing method
CN111856889A (en) * 2020-07-03 2020-10-30 儒芯微电子材料(上海)有限公司 Method for enhancing resolution of photoetching pattern
CN114709170A (en) * 2022-03-28 2022-07-05 长电集成电路(绍兴)有限公司 Multilayer wiring layer structure and preparation method thereof
CN116169031A (en) * 2023-04-24 2023-05-26 长电集成电路(绍兴)有限公司 Preparation method of chip packaging structure

Also Published As

Publication number Publication date
CN116978792A (en) 2023-10-31

Similar Documents

Publication Publication Date Title
US20200303340A1 (en) Method for fabricating a semiconductor and semiconductor package
US8004089B2 (en) Semiconductor device having wiring line and manufacturing method thereof
KR101291289B1 (en) Semiconductor package and manufacturing method thereof
KR101644692B1 (en) Semiconductor device and manufacturing method thereof
US8658467B2 (en) Method of manufacturing stacked wafer level package
TWI260763B (en) Semiconductor device and manufacturing method thereof, circuit board and electronic apparatus
US20070057363A1 (en) Multilayered wiring substrate and method of manufacturing the same
JPWO2003007379A1 (en) Electronic circuit components
JPWO2003007369A1 (en) Semiconductor connection board
EP2064740A1 (en) Semiconductor device and manufacturing method thereof
KR101806657B1 (en) Vertical metal insulator metal capacitor
JP3972246B2 (en) Wafer level chip size package and manufacturing method thereof
TW200828553A (en) A capacitance element embedded in semiconductor package substrate structure and method for fabricating TME same
US20230384684A1 (en) Method for removing resistor layer, and method of manufacturing semiconductor
CN116978792B (en) Preparation method of packaging structure
TWI389275B (en) Intermediate substrate and intermediate substrate manufacturing method
JP2005340573A (en) Semiconductor element, manufacturing method thereof and semiconductor device
CN112039491B (en) Thin film piezoelectric acoustic wave filter and manufacturing method thereof
KR102030618B1 (en) Manufacturing method of contact apparatus and contact apparatus
JP2007173749A (en) Semiconductor device and its manufacturing method
KR20140063631A (en) Thin film structure for high density inductors and redistribution in wafer level packaging
TW202247384A (en) Semiconductor devices and methods of manufacturing semiconductor devices
US10651374B2 (en) Semiconductor device, and method for manufacturing the same
KR20210154720A (en) Interposer without feature layer structure and method for manufacturing the same
US9331057B2 (en) Semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant