CN116878909A - Multi-architecture braking system test bed and control method thereof - Google Patents
Multi-architecture braking system test bed and control method thereof Download PDFInfo
- Publication number
- CN116878909A CN116878909A CN202310653407.3A CN202310653407A CN116878909A CN 116878909 A CN116878909 A CN 116878909A CN 202310653407 A CN202310653407 A CN 202310653407A CN 116878909 A CN116878909 A CN 116878909A
- Authority
- CN
- China
- Prior art keywords
- controller
- socket
- architecture
- epb
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 131
- 238000000034 method Methods 0.000 title claims abstract description 31
- 101150110652 PDC2 gene Proteins 0.000 claims abstract description 89
- 101100351264 Candida albicans (strain SC5314 / ATCC MYA-2876) PDC11 gene Proteins 0.000 claims abstract description 87
- 101150050255 PDC1 gene Proteins 0.000 claims abstract description 87
- 239000007788 liquid Substances 0.000 claims abstract description 11
- 238000004891 communication Methods 0.000 claims description 45
- 238000011217 control strategy Methods 0.000 claims description 27
- 230000006870 function Effects 0.000 claims description 21
- 238000002360 preparation method Methods 0.000 claims description 20
- 238000011156 evaluation Methods 0.000 claims description 12
- 238000000605 extraction Methods 0.000 abstract description 2
- 238000003780 insertion Methods 0.000 abstract description 2
- 230000037431 insertion Effects 0.000 abstract description 2
- 238000005259 measurement Methods 0.000 abstract description 2
- 238000011056 performance test Methods 0.000 abstract description 2
- 238000004088 simulation Methods 0.000 abstract description 2
- 230000001133 acceleration Effects 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 230000003287 optical effect Effects 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 7
- 238000013461 design Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000012356 Product development Methods 0.000 description 2
- 238000013473 artificial intelligence Methods 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 230000004927 fusion Effects 0.000 description 2
- 239000013307 optical fiber Substances 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 238000009877 rendering Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01M—TESTING STATIC OR DYNAMIC BALANCE OF MACHINES OR STRUCTURES; TESTING OF STRUCTURES OR APPARATUS, NOT OTHERWISE PROVIDED FOR
- G01M17/00—Testing of vehicles
- G01M17/007—Wheeled or endless-tracked vehicles
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network arrangements or protocols for supporting network services or applications
- H04L67/01—Protocols
- H04L67/12—Protocols specially adapted for proprietary or special-purpose networking environments, e.g. medical networks, sensor networks, networks in vehicles or remote metering networks
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- Health & Medical Sciences (AREA)
- Computing Systems (AREA)
- General Health & Medical Sciences (AREA)
- Medical Informatics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Selective Calling Equipment (AREA)
Abstract
The application discloses a multi-architecture brake system test bed and a control method thereof, which belong to the technical field of automobile performance test tools and comprise test controllers, wherein the test controllers are electrically connected with external IBC controllers, PDC1 controllers, PDC2 controllers, left EPB motors and right EPB motors through IBC interfaces, PDC1 interfaces, PDC2 interfaces, left EPB interfaces and right EPB interfaces respectively. The application provides a multi-architecture brake system test bed and a control method thereof, which finish the ring bench test of the IBC performance under different electronic and electric architectures through the insertion and extraction of a socket and the automatic switching of an architecture switching software module, do not need to refit and debug test bed hardware again, greatly shorten the test period, utilize the characteristic that the IBC electrical appliance attribute under different electronic and electric architectures has commonality, and realize the measurement and simulation of an EPB lamp hardware module, an EPB switch hardware module and a brake liquid level hardware module through the parallel connection of wire harnesses without switching on hardware or software.
Description
Technical Field
The application discloses a multi-architecture brake system test bed and a control method thereof, and belongs to the technical field of automobile performance test tools.
Background
With the development of intelligent automobiles, more and more vehicles are started to be equipped with integrated brake electronic Control Systems (IBCs), and with the development of integration and software of automobile controllers, automobile electronic and electric architectures also have traditional independent (each controller only integrates a certain aspect of functions, for a brake system, all functions of braking are integrated in a brake controller) transition to half-area (each controller integrates multiple aspects of functions and certain functions are split into different controllers, for a brake system, generally the functions of clamping and releasing EPBs are integrated in an area controller, the rest of functions are integrated in a brake controller), area (each controller integrates multiple aspects of functions and does not split into different controllers, and for a brake system, all functions of braking are integrated in an area controller). In the development process of IBC of different projects, the situation that the IBC coexist under independent and semi-regional frameworks occurs in a host factory, and the IBC needs to be subjected to performance ring bench test, so that the design of a test bench needs to consider the IBC under the two frameworks. At present, when a certain IBC test is needed, the IBC is replaced, the wire harness is reconnected, and the test is carried out again. However, because the test bed hardware needs to be refitted and debugged again, a great deal of manpower and time are required, and a short-period product development mode is not satisfied.
Disclosure of Invention
Aiming at the defects of the prior art, the application provides the multi-architecture brake system test bed and the control method thereof, and through the design of the sound source, the performance on-loop bench test of the IBC under different electronic and electric architectures can be finished through the automatic switching of software under the condition that the test bed hardware is not required to be refitted and debugged, so that the test period is greatly shortened, the problem that the IBC needs to be subjected to the performance on-loop bench test is solved, and when the test of a certain IBC needs to be carried out, the IBC needs to be refitted and debugged again, so that a great deal of manpower and time are required to be consumed, and the problem of the short-period product development mode is not satisfied.
The technical scheme of the application is as follows:
according to a first aspect of the embodiment of the present application, a multi-architecture brake system test stand is provided, including a test controller, the test controller is electrically connected with an external IBC controller, a PDC1 controller, a PDC2 socket, a left EPB socket and a right EPB socket through the IBC socket, the PDC1 socket, the PDC2 socket, the left EPB motor and the right EPB motor, the IBC socket is electrically connected with a left EPB power supply terminal in the left EPB socket and a right EPB power supply terminal in the right EPB socket, respectively, the IBC socket is electrically connected with a left EPB power supply terminal in the PDC1 socket, a right EPB power supply terminal in the PDC2 socket, an EPB lamp power supply terminal in the PDC1 socket, an EPB switch terminal in the PDC1 socket and a brake liquid level terminal in the PDC2 socket, the IBC power supply terminal in the IBC socket, the PDC1 socket and the PDC2 socket are electrically connected with a power supply terminal, respectively, and the PDC2 terminal in the PDC2 socket is electrically connected with a power supply communication power supply terminal in the PDC1 socket and a CAN communication module, and the communication module is electrically connected in parallel.
Preferably, the test controller comprises an EPB lamp hardware module, an EPB switch hardware module, a brake liquid level hardware module, a wheel speed hardware module, an Ethernet communication hardware module and a CAN communication hardware module which are respectively and electrically connected with the terminal, wherein the EPB lamp hardware module, the EPB switch hardware module, the Ethernet communication hardware module and the brake liquid level hardware module are respectively and electrically connected with the IBC socket, the CAN communication hardware module is connected with the PDC2 socket in parallel, the wheel speed hardware module is electrically connected with a wheel speed terminal in the IBC socket, and the Ethernet communication hardware module is connected between the PDC2 socket and the Ethernet communication terminal in the PDC1 socket in series.
According to a second aspect of an embodiment of the present application, there is provided a control method of a multi-architecture brake system test-bed, applied to the multi-architecture brake system test-bed of the first aspect, including:
when tested as a freestanding electronic-electrical architecture, comprising:
executing independent electronic and electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting CAN signals sent by the IBC controller for later functional evaluation;
when the test is a semi-area type electronic and electric architecture, and the PDC2 controller and the PDC1 controller are real samples, the method comprises the following steps:
executing first half-area type electronic electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC2 controller and the PDC1 controller for later function evaluation;
when the test is the semi-area electronic and electric architecture, and the PDC2 controller is a virtual sample and the PDC1 controller is a real sample, the method comprises the following steps:
executing a second half-area type electronic electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC1 controller for later function evaluation;
when the test is the semi-area electronic and electric architecture, and the PDC1 controller is a virtual sample and the PDC2 controller is a real sample, the method comprises the following steps:
executing a third half-area type electronic electric architecture test preparation work, wherein the terminal runs a corresponding architecture switching program in a test control program, executes a corresponding control strategy, and acquires signals sent by an IBC controller and CAN signals related to EPB functions sent by a PDC2 controller for later function evaluation;
when the test is a semi-area type electronic and electric architecture, and the PDC2 controller and the PDC1 controller are virtual samples, the control strategy is the same as when the test is a free-standing electronic and electric architecture.
Preferably, the performing free-standing electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, and the PDC2 socket and the PDC1 socket are pulled out from the PDC2 controller and the PDC1 controller.
Preferably, the performing the first half area electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into male connectors of the left EPB motor and the right EPB motor, the PDC2 socket and the PDC1 socket are respectively inserted into the PDC2 controller and the PDC1 controller, and the IBC socket is inserted into the IBC controller.
Preferably, the performing the second half-area electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into the male connectors of the left EPB socket and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC1 socket is inserted into the PDC1 controller, and the PDC2 socket is pulled out from the PDC2 controller.
Preferably, the performing the third half-area electronic electrical architecture test preparation includes: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC2 socket is inserted into the PDC2 controller, and the PDC1 socket is pulled out from the PDC1 controller.
Preferably, when the test is a stand-alone electronic and electric architecture, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send the CAN signal of the whole vehicle network environment required by the IBC controller.
Preferably, when the test is a semi-area electronic-electric architecture and the PDC2 controller and the PDC1 controller are real samples, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send and remove the CAN signals of the whole vehicle network environment required by the IBC controller which CAN be provided by the PDC2 controller and the PDC1 controller, and the rest CAN signals of the whole vehicle network environment required by the IBC controller.
Preferably, when the test is the semi-area electronic-electric architecture and the PDC2 controller is a virtual sample and the PDC1 controller is a real sample, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program transmits the Ethernet signals of the whole vehicle network environment required by the PDC1 controller and transmitted by the PDC2 controller, and transmits CAN signals of the whole vehicle network environment required by the IBC controller except the PDC2 controller, and CAN signals of the whole vehicle network environment required by the rest IBC controllers.
Preferably, when the test is the semi-area electronic-electric architecture, and the PDC1 controller is a virtual sample and the PDC2 controller is a real sample, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program transmits the Ethernet signals of the whole vehicle network environment required by the PDC2 controller and transmitted by the PDC1 controller, and transmits CAN signals of the whole vehicle network environment required by the IBC controllers except the PDC1 controller, and CAN signals of the whole vehicle network environment required by the rest IBC controllers.
The application has the beneficial effects that:
the application provides a multi-architecture brake system test bed and a control method thereof, which finish the ring bench test of the IBC performance under different electronic and electric architectures through the insertion and extraction of a socket and the automatic switching of an architecture switching software module, do not need to refit and debug test bed hardware again, greatly shorten the test period, utilize the characteristic that the IBC electrical appliance attribute under different electronic and electric architectures has commonality, realize the measurement and simulation of an EPB lamp hardware module, an EPB switch hardware module and a brake liquid level hardware module through the parallel connection of wire harnesses, do not need to switch on hardware or software, and reduce the complexity of the control program of the test bed.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the application as claimed.
Drawings
FIG. 1 is a schematic block diagram of a multi-architecture brake system test stand according to an exemplary embodiment.
Detailed Description
The following description of the embodiments of the present application will be made apparent and fully in view of the accompanying drawings, in which some, but not all embodiments of the application are shown. All other embodiments, which can be made by those skilled in the art based on the embodiments of the application without making any inventive effort, are intended to be within the scope of the application.
In the description of the present application, it should be noted that the directions or positional relationships indicated by the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of describing the present application and simplifying the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present application.
In the description of the present application, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; can be mechanically or electrically connected; can be directly connected or indirectly connected through an intermediate medium, and can be communication between two elements. The specific meaning of the above terms in the present application will be understood in specific cases by those of ordinary skill in the art.
Example 1
FIG. 1 is a schematic block diagram of a multi-architecture brake system test stand, according to an exemplary embodiment, including a test controller, the test controller is connected with an external IBC controller, a PDC1 controller, a PDC2 controller, a left EPB socket and a right EPB socket through an IBC socket, a PDC1 socket, a PDC2 socket, a left EPB motor and a right EPB motor, the IBC socket is respectively connected with a left EPB power supply terminal in the left EPB socket and a right EPB power supply terminal in the right EPB socket, respectively connected with a left EPB power supply terminal in the PDC1 socket, a right EPB power supply terminal in the PDC2 socket, an EPB lamp power supply terminal in the PDC1 socket, an EPB switch terminal in the PDC1 socket and a brake liquid level terminal in the PDC2 socket in parallel, the IBC socket power supply terminal in the IBC socket, the PDC1 power supply terminal in the PDC1 socket and the PDC2 socket are respectively connected with a power supply terminal in the PDC2 socket, the PDC1 power supply terminal in the PDC2 socket is electrically connected with a power supply terminal in the PDC1 socket, and the PDC communication module is electrically connected with the CAN communication module in parallel.
The test controller comprises an EPB lamp hardware module, an EPB switch hardware module, a brake liquid level hardware module, a wheel speed hardware module, an Ethernet communication hardware module and a CAN communication hardware module which are electrically connected with a terminal respectively, wherein the EPB lamp hardware module, the EPB switch hardware module, the Ethernet communication hardware module and the brake liquid level hardware module are electrically connected with an IBC socket respectively, the CAN communication hardware module is connected with a PDC2 socket in parallel, the wheel speed hardware module is electrically connected with a wheel speed terminal in the IBC socket, and the Ethernet communication hardware module is connected between the PDC2 socket and the Ethernet communication terminal in the PDC1 socket in series.
Example two
A control method for a multi-architecture brake system test-bed according to an exemplary embodiment is applied to the multi-architecture brake system test-bed according to the first embodiment, and includes:
when tested as a freestanding electronic-electrical architecture, comprising:
performing freestanding electronic electrical architecture test preparation, comprising: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, and the PDC2 socket and the PDC1 socket are pulled out from the PDC2 controller and the PDC1 controller.
And the terminal runs a corresponding architecture switching program in the test control program, executes a corresponding control strategy, and acquires CAN signals sent by the IBC controller for later functional evaluation.
The terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and the specific contents are as follows: and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send the CAN signal of the whole vehicle network environment required by the IBC controller.
When the test is a half-area electronic electrical architecture and the PDC2 controller and the PDC1 controller are real samples, the method comprises the following steps:
performing a first half area electronic electrical architecture test preparation comprising: the left EPB socket and the right EPB socket are respectively inserted into male connectors of the left EPB motor and the right EPB motor, the PDC2 socket and the PDC1 socket are respectively inserted into the PDC2 controller and the PDC1 controller, and the IBC socket is inserted into the IBC controller.
And the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and acquires signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC2 controller and the PDC1 controller for later function evaluation.
The terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and the specific contents are as follows: and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send and remove the CAN signals of the whole vehicle network environment required by the IBC controller which CAN be provided by the PDC2 controller and the PDC1 controller, and the rest CAN signals of the whole vehicle network environment required by the IBC controller.
When the test is a half-area electronic and electric architecture, and the PDC2 controller is a virtual sample and the PDC1 controller is a real sample, the method comprises the following steps:
performing a second half-area electronic electrical architecture test preparation comprising: the left EPB socket and the right EPB socket are respectively inserted into the male connectors of the left EPB socket and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC1 socket is inserted into the PDC1 controller, and the PDC2 socket is pulled out from the PDC2 controller.
And the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and acquires signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC1 controller for later function evaluation.
The terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and the specific contents are as follows:
and the corresponding architecture switching program in the terminal operation test control program transmits the Ethernet signals of the whole vehicle network environment required by the PDC1 controller and transmitted by the PDC2 controller, and transmits CAN signals of the whole vehicle network environment required by the IBC controllers which CAN be provided by the PDC2 controller and CAN signals of the whole vehicle network environment required by the rest IBC controllers.
When the test is the semi-area electronic electric structure, and the PDC1 controller is a virtual sample and the PDC2 controller is a real sample, the method comprises the following steps:
performing a third half-area electronic electrical architecture test preparation comprising: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC2 socket is inserted into the PDC2 controller, and the PDC1 socket is pulled out from the PDC1 controller.
The terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and acquires signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC2 controller for later function evaluation.
The terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, and the specific contents are as follows:
and the corresponding architecture switching program in the terminal operation test control program transmits and removes the CAN signals of the whole vehicle network environment required by the IBC controller which CAN be provided by the PDC2 controller and the PDC1 controller, and the rest of the CAN signals of the whole vehicle network environment required by the IBC controller.
When the test is a semi-area type electronic and electric architecture, and the PDC2 controller and the PDC1 controller are virtual samples, the control strategy is the same as that when the test is an independent electronic and electric architecture, and the description is omitted.
Example III
The present embodiment provides a block diagram of a terminal, which may be the terminal in the above embodiment. The terminal may be a portable mobile terminal such as: smart phone, tablet computer. Terminals may also be referred to by other names, user equipment, portable terminals, etc.
Generally, the terminal includes: a processor and a memory.
The processor may include one or more processing cores, such as a 4-core processor, an 8-core processor, and the like. The processor may be implemented in at least one hardware form of DSP (Digital Signal Processing ), FPGA (Field-Programmable Gate Array, field programmable gate array), PLA (Programmable Logic Array ). The processor may also include a main processor, which is a processor for processing data in an awake state, also called a CPU (Central Processing Unit ), and a coprocessor; a coprocessor is a low-power processor for processing data in a standby state. In some embodiments, the processor may incorporate a GPU (Graphics Processing Unit, image processor) for rendering and rendering of content required to be displayed by the display screen. In some embodiments, the processor may also include an AI (Artificial Intelligence ) processor for processing computing operations related to machine learning.
The memory may include one or more computer-readable storage media, which may be tangible and non-transitory. The memory may also include high-speed random access memory, as well as non-volatile memory, such as one or more magnetic disk storage devices, flash memory storage devices. In some embodiments, a non-transitory computer readable storage medium in memory is used to store at least one instruction for execution by a processor to implement a method of controlling a multi-architecture brake system test rig provided in the present application.
In some embodiments, the terminal may further optionally include: a peripheral interface and at least one peripheral. Specifically, the peripheral device includes: at least one of a radio frequency circuit, a touch display screen, a camera, an audio circuit, a positioning component and a power supply.
The peripheral interface may be used to connect at least one Input/Output (I/O) related peripheral to the processor and the memory. In some embodiments, the processor, memory, and peripheral interfaces are integrated on the same chip or circuit board; in some other embodiments, either or both of the processor, memory, and peripheral interface may be implemented on separate chips or circuit boards, which is not limiting in this embodiment.
The Radio Frequency circuit is used for receiving and transmitting RF (Radio Frequency) signals, also called electromagnetic signals. The radio frequency circuit communicates with the communication network and other communication devices via electromagnetic signals. The radio frequency circuit converts an electrical signal into an electromagnetic signal for transmission, or converts a received electromagnetic signal into an electrical signal. Optionally, the radio frequency circuit comprises: antenna systems, RF transceivers, one or more amplifiers, tuners, oscillators, digital signal processors, codec chipsets, subscriber identity module cards, and so forth. The radio frequency circuitry may communicate with other terminals via at least one wireless communication protocol. The wireless communication protocol includes, but is not limited to: the world wide web, metropolitan area networks, intranets, generation mobile communication networks (2G, 3G, 4G, and 5G), wireless local area networks, and/or WiFi (Wireless Fidelity ) networks. In some embodiments, the radio frequency circuitry may also include NFC (Near Field Communication, short range wireless communication) related circuitry, which is not limited by the present application.
The touch display screen is used to display a UI (User Interface). The UI may include graphics, text, icons, video, and any combination thereof. Touch display screens also have the ability to collect touch signals at or above the surface of the touch display screen. The touch signal may be input to the processor for processing as a control signal. The touch display is used to provide virtual buttons and/or virtual keyboards, also known as soft buttons and/or soft keyboards. In some embodiments, the touch display screen may be one, and a front panel of the terminal is provided; in other embodiments, the touch display screen may be at least two, and is respectively disposed on different surfaces of the terminal or in a folded design; in still other embodiments, the touch display may be a flexible display disposed on a curved surface or a folded surface of the terminal. Even more, the touch display screen may be arranged in an irregular pattern other than rectangular, i.e. a shaped screen. The touch display screen may be made of LCD (Liquid Crystal Display ), OLED (Organic Light-Emitting Diode) or other materials.
The camera assembly is used for acquiring images or videos. Optionally, the camera assembly includes a front camera and a rear camera. In general, a front camera is used for realizing video call or self-photographing, and a rear camera is used for realizing photographing of pictures or videos. In some embodiments, the number of the rear cameras is at least two, and the rear cameras are any one of a main camera, a depth camera and a wide-angle camera, so as to realize fusion of the main camera and the depth camera to realize a background blurring function, and fusion of the main camera and the wide-angle camera to realize a panoramic shooting function and a Virtual Reality (VR) shooting function. In some embodiments, the camera assembly may further include a flash. The flash lamp can be a single-color temperature flash lamp or a double-color temperature flash lamp. The dual-color temperature flash lamp refers to a combination of a warm light flash lamp and a cold light flash lamp, and can be used for light compensation under different color temperatures.
The audio circuit is for providing an audio interface between the user and the terminal. The audio circuit may include a microphone and a speaker. The microphone is used for collecting sound waves of users and the environment, converting the sound waves into electric signals and inputting the electric signals to the processor for processing, or inputting the electric signals to the radio frequency circuit for realizing voice communication. For the purpose of stereo acquisition or noise reduction, a plurality of microphones can be respectively arranged at different parts of the terminal. The microphone may also be an array microphone or an omni-directional pickup microphone. The speaker is used to convert electrical signals from the processor or radio frequency circuitry into sound waves. The speaker may be a conventional thin film speaker or a piezoelectric ceramic speaker. When the speaker is a piezoelectric ceramic speaker, not only the electric signal can be converted into a sound wave audible to humans, but also the electric signal can be converted into a sound wave inaudible to humans for ranging and other purposes. In some embodiments, the audio circuit may also include a headphone jack.
The location component is used to locate the current geographic location of the terminal to enable navigation or LBS (Location Based Service, location based services).
The power supply is used for supplying power to various components in the terminal. The power source may be alternating current, direct current, disposable or rechargeable. When the power source comprises a rechargeable battery, the rechargeable battery may be a wired rechargeable battery or a wireless rechargeable battery. The wired rechargeable battery is a battery charged through a wired line, and the wireless rechargeable battery is a battery charged through a wireless coil. The rechargeable battery may also be used to support fast charge technology.
In some embodiments, the terminal further comprises one or more sensors. The one or more sensors include, but are not limited to: acceleration sensor, gyroscope sensor, pressure sensor, fingerprint sensor, optical sensor, and proximity sensor.
The acceleration sensor may detect the magnitudes of accelerations on three coordinate axes of a coordinate system established with the terminal. For example, an acceleration sensor may be used to detect the components of gravitational acceleration in three coordinate axes. The processor can control the touch display screen to display the user interface in a transverse view or a longitudinal view according to the gravitational acceleration signal acquired by the acceleration sensor. The acceleration sensor may also be used for the acquisition of motion data of a game or a user.
The gyroscope sensor can detect the body direction and the rotation angle of the terminal, and can be used for acquiring 3D (three-dimensional) actions of a user on the terminal in cooperation with the acceleration sensor. The processor can realize the following functions according to the data collected by the gyroscope sensor: motion sensing (e.g., changing UI according to a tilting operation by a user), image stabilization at shooting, game control, and inertial navigation.
The pressure sensor may be disposed at a side frame of the terminal and/or a lower layer of the touch display screen. When the pressure sensor is arranged on the side frame of the terminal, the holding signal of the terminal by the user can be detected, and the left-right hand identification or the quick operation can be performed according to the holding signal. When the pressure sensor is arranged at the lower layer of the touch display screen, the control of the operability control on the UI interface can be realized according to the pressure operation of the user on the touch display screen. The operability controls include at least one of a button control, a scroll bar control, an icon control, and a menu control.
The fingerprint sensor is used for collecting fingerprints of a user so as to identify the identity of the user according to the collected fingerprints. Upon identifying the user's identity as a trusted identity, the processor authorizes the user to perform relevant sensitive operations including unlocking the screen, viewing encrypted information, downloading software, paying for and changing settings, and the like. The fingerprint sensor may be provided on the front, back or side of the terminal. When the physical key or manufacturer Logo is arranged on the terminal, the fingerprint sensor can be integrated with the physical key or manufacturer Logo.
The optical sensor is used to collect the ambient light intensity. In one embodiment, the processor may control the display brightness of the touch display screen based on the intensity of ambient light collected by the optical sensor. Specifically, when the intensity of the ambient light is high, the display brightness of the touch display screen is increased; when the ambient light intensity is low, the display brightness of the touch display screen is reduced. In another embodiment, the processor may further dynamically adjust the shooting parameters of the camera assembly according to the intensity of the ambient light collected by the optical sensor.
Proximity sensors, also known as distance sensors, are typically provided on the front face of the terminal. The proximity sensor is used to collect the distance between the user and the front face of the terminal. In one embodiment, when the proximity sensor detects that the distance between the user and the front surface of the terminal is gradually reduced, the processor controls the touch display screen to switch from the bright screen state to the off screen state; when the proximity sensor detects that the distance between the user and the front surface of the terminal gradually increases, the processor controls the touch display screen to switch from the screen-off state to the screen-on state.
Example IV
In an exemplary embodiment, there is also provided a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements a method of controlling a multi-architecture brake system test stand as provided by all the inventive embodiments of the present application.
Any combination of one or more computer readable media may be employed. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. The computer readable storage medium can be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or a combination of any of the foregoing. More specific examples (a non-exhaustive list) of the computer-readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
The computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, either in baseband or as part of a carrier wave. Such a propagated data signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination of the foregoing. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations of the present application may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, smalltalk, C ++ and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any kind of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or may be connected to an external computer (for example, through the Internet using an Internet service provider).
Example five
In an exemplary embodiment, an application program product is also provided that includes one or more instructions executable by a processor of the apparatus to perform the method of controlling a multi-architecture brake system test bed described above.
Although embodiments of the application have been disclosed above, they are not limited to the use listed in the specification and embodiments. It can be applied to various fields suitable for the present application. Additional modifications will readily occur to those skilled in the art. Therefore, the application is not to be limited to the specific details and illustrations shown and described herein, without departing from the general concepts defined in the claims and their equivalents.
Claims (10)
1. The utility model provides a multi-architecture braking system test bench, its characterized in that includes test controller, test controller connects socket, PDC1 to connect socket, PDC2 to connect socket, left EPB connects socket and right EPB to connect socket and outside IBC controller, PDC1 controller, PDC2 controller, left EPB motor and right EPB motor electric connection respectively through IBC, IBC connects socket respectively with left EPB power supply terminal in the left EPB to connect socket and right EPB power supply terminal in the right EPB to connect socket electric connection, respectively with left EPB power supply terminal in the PDC1 connects socket, PDC2 connects right EPB power supply terminal in the socket, PDC1 connects EPB lamp power supply terminal in the socket, PDC1 connects EPB switch terminal in the socket and PDC2 connects the brake liquid level terminal in the socket parallelly connected, IBC connects the IBC power supply terminal in the socket, PDC1 connects socket and PDC2 in the socket to connect socket respectively with power supply electric connection, PDC2 connects in the PDC1 to connect socket and the PDC2 to connect socket with the CAN communication terminal in the CAN communication and the hardware module connects in parallel;
the test controller comprises an EPB lamp hardware module, an EPB switch hardware module, a brake liquid level hardware module, a wheel speed hardware module, an Ethernet communication hardware module and a CAN communication hardware module which are electrically connected with the terminal respectively, wherein the EPB lamp hardware module, the EPB switch hardware module, the Ethernet communication hardware module and the brake liquid level hardware module are electrically connected with the IBC socket respectively, the CAN communication hardware module is connected with the PDC2 socket in parallel, the wheel speed hardware module is electrically connected with the wheel speed terminal in the IBC socket, and the Ethernet communication hardware module is connected between the PDC2 socket and the Ethernet communication terminal in the PDC1 socket in series.
2. A control method of a multi-architecture brake system test stand applied to the multi-architecture brake system test stand of claim 1, comprising:
when tested as a freestanding electronic-electrical architecture, comprising:
executing independent electronic and electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting CAN signals sent by the IBC controller for later functional evaluation;
when the test is a semi-area type electronic and electric architecture, and the PDC2 controller and the PDC1 controller are real samples, the method comprises the following steps:
executing first half-area type electronic electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC2 controller and the PDC1 controller for later function evaluation;
when the test is the semi-area electronic and electric architecture, and the PDC2 controller is a virtual sample and the PDC1 controller is a real sample, the method comprises the following steps:
executing a second half-area type electronic electric architecture test preparation work, running a corresponding architecture switching program in a test control program by the terminal, executing a corresponding control strategy, and collecting signals sent by the IBC controller and CAN signals related to EPB functions sent by the PDC1 controller for later function evaluation;
when the test is the semi-area electronic and electric architecture, and the PDC1 controller is a virtual sample and the PDC2 controller is a real sample, the method comprises the following steps:
executing a third half-area type electronic electric architecture test preparation work, wherein the terminal runs a corresponding architecture switching program in a test control program, executes a corresponding control strategy, and acquires signals sent by an IBC controller and CAN signals related to EPB functions sent by a PDC2 controller for later function evaluation;
when the test is a semi-area type electronic and electric architecture, and the PDC2 controller and the PDC1 controller are virtual samples, the control strategy is the same as when the test is a free-standing electronic and electric architecture.
3. A method of controlling a multi-architecture brake system test rig according to claim 2, wherein said performing free-standing electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, and the PDC2 socket and the PDC1 socket are pulled out from the PDC2 controller and the PDC1 controller.
4. A method of controlling a multi-architecture brake system test rig according to claim 3, wherein said performing a first half-zone electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into male connectors of the left EPB motor and the right EPB motor, the PDC2 socket and the PDC1 socket are respectively inserted into the PDC2 controller and the PDC1 controller, and the IBC socket is inserted into the IBC controller.
5. A method of controlling a multi-architecture brake system test rig according to claim 3, wherein said performing a second half-area electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into the male connectors of the left EPB socket and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC1 socket is inserted into the PDC1 controller, and the PDC2 socket is pulled out from the PDC2 controller.
6. A method of controlling a multi-architecture brake system test rig according to claim 3, wherein said performing a third half-area electronic electrical architecture test preparation comprises: the left EPB socket and the right EPB socket are respectively inserted into the left EPB motor and the right EPB motor, the IBC socket is inserted into the IBC controller, the PDC2 socket is inserted into the PDC2 controller, and the PDC1 socket is pulled out from the PDC1 controller.
7. A control method of a multi-architecture brake system test stand according to claim 3, wherein when the test is a stand-alone electronic-electric architecture, the terminal runs a corresponding architecture switching program in a test control program and executes a corresponding control strategy, comprising:
and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send the CAN signal of the whole vehicle network environment required by the IBC controller.
8. The control method of a multi-architecture brake system test stand according to claim 3, wherein when the test is a semi-area type electronic-electric architecture and the PDC2 controller and the PDC1 controller are real samples, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, comprising:
and the corresponding architecture switching program in the terminal operation test control program controls the CAN communication hardware module to operate the CAN communication simulation program to send and remove the CAN signals of the whole vehicle network environment required by the IBC controller which CAN be provided by the PDC2 controller and the PDC1 controller, and the rest CAN signals of the whole vehicle network environment required by the IBC controller.
9. The control method of a multi-architecture brake system test stand according to claim 3, wherein when the test is the semi-area electronic and electric architecture and the PDC2 controller is a virtual sample and the PDC1 controller is a real sample, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program transmits the Ethernet signals of the whole vehicle network environment required by the PDC1 controller and transmitted by the PDC2 controller, and transmits CAN signals of the whole vehicle network environment required by the IBC controller except the PDC2 controller, and CAN signals of the whole vehicle network environment required by the rest IBC controllers.
10. The control method of a multi-architecture brake system test stand according to claim 3, wherein when the test is the semi-area electronic and electric architecture and the PDC1 controller is a virtual sample and the PDC2 controller is a real sample, the terminal runs a corresponding architecture switching program in the test control program and executes a corresponding control strategy, including:
and the corresponding architecture switching program in the terminal operation test control program transmits the Ethernet signals of the whole vehicle network environment required by the PDC2 controller and transmitted by the PDC1 controller, and transmits CAN signals of the whole vehicle network environment required by the IBC controllers except the PDC1 controller, and CAN signals of the whole vehicle network environment required by the rest IBC controllers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310653407.3A CN116878909A (en) | 2023-06-05 | 2023-06-05 | Multi-architecture braking system test bed and control method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310653407.3A CN116878909A (en) | 2023-06-05 | 2023-06-05 | Multi-architecture braking system test bed and control method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116878909A true CN116878909A (en) | 2023-10-13 |
Family
ID=88268745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310653407.3A Pending CN116878909A (en) | 2023-06-05 | 2023-06-05 | Multi-architecture braking system test bed and control method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116878909A (en) |
-
2023
- 2023-06-05 CN CN202310653407.3A patent/CN116878909A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN113064823B (en) | Method and device for testing functions of parts of automobile and computer storage medium | |
CN110659127A (en) | Method, device and system for processing task | |
CN112256320A (en) | Version number generation method, device, terminal and storage medium | |
CN111447562B (en) | Vehicle travel track analysis method and device and computer storage medium | |
CN116871982A (en) | Device and method for detecting spindle of numerical control machine tool and terminal equipment | |
CN110349527B (en) | Virtual reality display method, device and system and storage medium | |
CN109189068B (en) | Parking control method and device and storage medium | |
CN108837509B (en) | method for configuring setting parameters of virtual scene, computer device and storage medium | |
CN115891691B (en) | Wireless charging control method, system, terminal and storage medium for power battery | |
CN114779920A (en) | Whole vehicle window gesture control system based on biological recognition and control method thereof | |
CN116878909A (en) | Multi-architecture braking system test bed and control method thereof | |
CN114801889A (en) | Intelligent charging control method, system, terminal and storage medium for electric automobile | |
CN114594885A (en) | Application icon management method, device and equipment and computer readable storage medium | |
CN110471613B (en) | Data storage method, data reading method, device and system | |
CN111708581A (en) | Application starting method, device, equipment and computer storage medium | |
CN221467727U (en) | Vehicle-mounted wireless communication test equipment assembly test system | |
CN113433862B (en) | Simulation method and device of new energy automobile energy management system and storage medium | |
CN117032178A (en) | OTA mode test method, OTA mode test device, terminal and storage medium | |
CN114566064B (en) | Method, device, equipment and storage medium for determining position of parking space | |
CN110944294B (en) | Movement track recording method, device, system, computer equipment and storage medium | |
CN116070349A (en) | Design method of brake hose assembly, computer equipment and storage medium | |
CN113438127A (en) | Electric vehicle direct current charging communication intelligent test method, device, terminal and storage medium | |
CN113450799A (en) | Vehicle-mounted schedule management method, system, terminal and storage medium | |
CN117252329A (en) | Evaluation method, device, terminal and medium for electrical function test case | |
CN115219241A (en) | Method and device for acquiring performance parameters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |