CN116827345A - Multichannel sampling time error correction method, device, equipment and medium - Google Patents

Multichannel sampling time error correction method, device, equipment and medium Download PDF

Info

Publication number
CN116827345A
CN116827345A CN202310834092.2A CN202310834092A CN116827345A CN 116827345 A CN116827345 A CN 116827345A CN 202310834092 A CN202310834092 A CN 202310834092A CN 116827345 A CN116827345 A CN 116827345A
Authority
CN
China
Prior art keywords
channel
sampling time
correction
digital
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310834092.2A
Other languages
Chinese (zh)
Inventor
邓民明
刘涛
任芳
王旭
吴雪美
徐洋洋
代俊杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chongqing Jixin Technology Co ltd
Original Assignee
Chongqing Jixin Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chongqing Jixin Technology Co ltd filed Critical Chongqing Jixin Technology Co ltd
Priority to CN202310834092.2A priority Critical patent/CN116827345A/en
Publication of CN116827345A publication Critical patent/CN116827345A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/10Calibration or testing
    • H03M1/1009Calibration
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/1205Multiplexed conversion systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The application provides a multi-channel sampling time error correction method, a device, equipment and a medium, wherein the method corrects the sampling time error of each channel in a multi-channel time interleaving analog-to-digital converter, and obtains the sampling time error of the channel according to the channel, and obtains an analog correction value of the channel and a digital correction value of the channel according to the sampling time error; for the channel, the sampling time of the channel is subjected to analog correction based on the analog correction value, and the sampling time of the channel is subjected to digital correction based on the digital correction value, so that the sampling time of the channel is corrected, and the cost overhead is reduced while the accurate correction of the sampling time error is realized by the method.

Description

Multichannel sampling time error correction method, device, equipment and medium
Technical Field
The application relates to the technical field of multichannel analog-to-digital converters, in particular to a multichannel sampling time error correction method, a device, equipment and a medium.
Background
In order to achieve higher conversion rate, the existing analog-to-digital converter often adopts a multi-channel interleaving scheme, so that the sampling rate can be multiplied, but various additional errors, such as offset errors, gain errors and sampling time errors, are generated by adopting a multi-channel interleaving structural design. The sampling time error is an error generated by sampling data of different channels at sampling time, and the expression mode is that the data is sampled and offset is fixed due to the sampling time of different channels, but the error can change along with the change of time and input conditions, so that the correction of offset error can not be completed by a foreground correction mode alone, and therefore, in order to accurately complete the correction of the sampling time error, the measurement of the sampling time error needs to be carried out in real time.
The measurement of the sampling time error generally has two modes of analog correction and digital correction, the analog correction is used for adjusting the sampling time of the front end, but the method cannot accurately estimate the sampling time error of the signal, so that the sampling time error cannot be completely corrected, the digital correction is carried out through a digital filter, the digital correction can accurately correct the sampling time error, but the design complexity is high, the hardware cost is high, and therefore the existing sampling time error correction has the technical problems of inaccurate correction and high cost.
Disclosure of Invention
In view of the above drawbacks of the prior art, the present application provides a method, apparatus, device and medium for correcting a multi-channel sampling time error, so as to solve the above technical problems of inaccurate correction of the existing sampling time error and high overhead cost.
The application provides a multi-channel sampling time error correction method, which corrects sampling time errors of all channels in a multi-channel time interleaving analog-to-digital converter, and comprises the following steps: acquiring a sampling time error of the channel aiming at the channel, and acquiring an analog correction value of the channel and a digital correction value of the channel according to the sampling time error; for the channel, performing analog correction on the sampling time of the channel based on the analog correction value, and performing digital correction on the sampling time of the channel based on the digital correction value to correct the sampling time of the channel.
In one embodiment of the present application, performing analog correction on the sampling time error based on the analog correction value includes: and adjusting signal sampling time through a clock buffer based on the analog correction value so as to perform analog correction on the sampling time of the channel.
In an embodiment of the present application, the step of obtaining the sampling time error of the channel includes: collecting an initial signal of the channel, carrying out frequency domain conversion on the initial signal with the sampling time error to obtain an initial signal spectrogram; and obtaining distortion energy of the initial signal according to an initial signal spectrogram, and calculating the sampling time error according to the distortion energy.
In an embodiment of the present application, the step of digitally correcting the sampling time of the channel based on the digital correction value includes: and carrying out digital correction on the sampling time of the channel by adopting a digital time domain filter.
In an embodiment of the present application, the step of correcting the sampling time of the channel using a digital time domain filter includes: and acquiring an output signal of the channel, wherein the output signal is an analog corrected signal, and carrying out digital correction on the sampling time of the output signal based on a preset correction function.
In one embodiment of the present application, the output signal, the preset correction function and the digitally corrected output signal satisfy the following relationship,
Y o (f)=Y(f)×H 1 (f)
wherein Y is o (f) For the digitally corrected output signal, Y (f) is the output signal, H 1 (f) For the preset correction functionA number.
An embodiment of the present application provides a multi-channel sampling time error correction device for correcting sampling time errors of each channel in a multi-channel time-interleaved analog-to-digital converter, the multi-channel sampling time error correction device including: the error estimation module is used for acquiring a sampling time error of the channel aiming at the channel, and acquiring an analog correction value of the channel and a digital correction value of the channel according to the sampling time error; and the error correction module is used for carrying out analog correction on the sampling time of the channel based on the analog correction value and carrying out digital correction on the sampling time of the channel based on the digital correction value so as to correct the sampling time of the channel.
In an embodiment of the application, the error correction module includes an analog correction unit and a digital correction unit; the analog correction unit comprises a clock buffer, wherein the clock buffer is connected with the input end of the channel and is used for adjusting the signal sampling time so as to perform analog correction on the sampling time; the digital correction unit comprises a digital time domain filter, the digital time domain filter is connected with the output end of the channel, and the digital time domain filter is used for digitally correcting the sampling time.
In an embodiment of the application, the error estimation module includes a control unit; the control unit is used for sending the analog correction value and the digital correction value to the error correction module and controlling the error correction module to correct the sampling time error based on the analog correction value and the digital correction value.
The application has the beneficial effects that: according to the embodiment of the application, sampling time errors of all channels in the multi-channel time interleaving analog-to-digital converter are corrected, the sampling time errors of the channels are acquired for the channels, and an analog correction value of the channels and a digital correction value of the channels are acquired according to the sampling time errors; error is distributed to two correction modes of analog correction and digital correction through the analog correction value and the digital correction value to carry out correction, correction precision is improved, correction cost is reduced, analog correction is carried out on sampling time of a channel based on the analog correction value, digital correction is carried out on sampling time of the channel based on the digital correction value, so that the sampling time of the channel is corrected, and cost expenditure is reduced while accurate correction of sampling time error is realized through the method.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the application as claimed.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the application and together with the description, serve to explain the principles of the application. It is evident that the drawings in the following description are only some embodiments of the present application and that other drawings may be obtained from these drawings without inventive effort for a person of ordinary skill in the art. In the drawings:
FIG. 1 is a schematic diagram of a sample time error correction system shown in an exemplary embodiment of the present application;
FIG. 2 is a flow chart of a multi-channel sampling time error correction method according to an exemplary embodiment of the present application;
FIG. 3 is a graph showing sample time error as a function of input signal according to an exemplary embodiment of the present application;
FIG. 4 (a) is a schematic diagram of a multi-channel sampling error distortion spectrum shown in an exemplary embodiment of the present application;
FIG. 4 (b) is a schematic diagram of a multi-channel sampling error distortion spectrum shown in another exemplary embodiment of the present application;
FIG. 5 is a flow chart of a multi-channel sampling time error correction method according to another exemplary embodiment of the present application;
FIG. 6 is a schematic diagram of a multi-channel sampling time error correction system architecture according to an exemplary embodiment of the present application.
FIG. 7 is a block diagram of a multi-channel sampling time error correction device according to an exemplary embodiment of the present application;
fig. 8 shows a schematic diagram of a computer system suitable for use in implementing an embodiment of the application.
Detailed Description
Further advantages and effects of the present application will become readily apparent to those skilled in the art from the disclosure herein, by referring to the accompanying drawings and the preferred embodiments. The application may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present application. It should be understood that the preferred embodiments are presented by way of illustration only and not by way of limitation.
It should be noted that the illustrations provided in the following embodiments merely illustrate the basic concept of the present application by way of illustration, and only the components related to the present application are shown in the drawings and are not drawn according to the number, shape and size of the components in actual implementation, and the form, number and proportion of the components in actual implementation may be arbitrarily changed, and the layout of the components may be more complicated.
In the following description, numerous details are set forth in order to provide a more thorough explanation of embodiments of the present application, it will be apparent, however, to one skilled in the art that embodiments of the present application may be practiced without these specific details, in other embodiments, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the embodiments of the present application.
Firstly, it should be noted that, the analog-digital converter of time division interleaving adopts a multi-channel clock interleaving structure, so that sampling time errors are inevitably introduced in the sampling between channels, and harmonics related to signals are generated on a signal spectrum caused by the sampling errors, which are called time division interleaving harmonics.
The correction method of the correction device mainly aims at reducing the hardware cost of a correction system and the effectiveness and the robustness of a correction algorithm, and the time division alternating error has the characteristics of being not only related to temperature but also being related to signal input frequency, so that the correction method mainly solves the problem of ensuring the effectiveness and the robustness of a time error correction mechanism when a broadband signal is input, and adopts a digital circuit to finish error detection to correct sampling errors of an analog front end, and accurately estimates errors of a frequency spectrum range when a broadband signal is input and corrected, but the correction mode is changed along with the environmental temperature due to the analog circuit.
Referring to fig. 1, fig. 1 is a schematic diagram of a sampling time error correction system according to an exemplary embodiment of the present application, where the system includes an analog-to-digital converter, an analog correction, a digital correction and an error estimation, the analog correction may be a clock sampling buffer, the digital correction may be a digital filter, fig. 1 is a schematic diagram of a channel of a multi-channel sampling time error correction system, for the channel, a sampling time error of the channel is obtained, an analog correction value of the channel and a digital correction value of the channel are obtained according to the sampling time error, the sampling time is subjected to the analog correction by the clock sampling buffer and the analog correction value, the sampling time is subjected to the digital correction by the digital filter and the digital correction value, and the sampling time correction of the channel is completed by combining the analog correction and the digital correction.
Referring to fig. 2, fig. 2 is a flowchart of a multi-channel sampling time error correction method according to an exemplary embodiment of the application, and in an exemplary embodiment, the multi-channel sampling time error correction method at least includes steps S210 to S220, which are described in detail as follows:
step S210, for the channel, acquiring a sampling time error of the channel, and acquiring an analog correction value of the channel and a digital correction value of the channel according to the sampling time error.
In one embodiment of the application, the analog correction value and the digital correction value for the channel are assigned based on a sample time error, e.g., 0.8 for the analog correction value and 0.2 for the digital correction value, then a majority of the sample time error is corrected by the analog correction.
In one embodiment of the application, an initial signal of a channel is collected, the initial signal has a sampling time error, and the initial signal is subjected to frequency domain conversion to obtain an initial signal spectrogram; and obtaining the distortion energy of the initial signal according to the initial signal spectrogram, and calculating a sampling time error according to the distortion energy.
It should be understood that the frequency domain conversion converts the time signal into a structural form expressed by frequency components, and outputs the structural form as a spectrogram.
Step S220, for the channel, performing analog correction on the sampling time of the channel based on the analog correction value, and performing digital correction on the sampling time of the channel based on the digital correction value, so as to correct the sampling time of the channel.
In one embodiment of the application, the signal sampling instants are adjusted by a clock buffer based on the analog correction values to make analog corrections to the sampling times of the channels.
In one embodiment of the application, a digital time domain filter is used to digitally correct the sampling time of the channel. And collecting an output signal of the channel, wherein the output signal is an analog corrected signal, and carrying out digital correction on the sampling time of the output signal based on a preset correction function.
In one embodiment of the application, the output signal, the preset correction function and the digitally corrected output signal satisfy the relationship,
Y o (f)= Y(f)×H 1 (f) (1)
In the formula (1), Y o (f) Digital corrected output signal, Y (f) is output signal, H 1 (f) Is a preset correction function.
Referring to fig. 3, fig. 3 is a schematic diagram showing a change of a sampling time error with an input signal according to an exemplary embodiment of the present application, in a multichannel time interleaved analog-to-digital converter, a gain error and a sampling time error both cause non-ideal harmonics at relevant frequency points, where M is a distorted signal frequency of a time division alternating error at fin±fs/M, the distortion error caused by the sampling time error is not only an error of an amplitude component, but also an error of a phase component, and as a temperature and an input frequency change, the sampling time error also needs to be combined with digital correction and analog correction to complete correction of the error, fig. 3 is an example that the sampling time error changes with the input signal, a horizontal axis is a sampling time offset under a condition of 20MHz low frequency input and 300MHz high frequency input, a vertical axis is a signal precision in the multichannel time interleaved analog-to-digital converter, a requirement of sampling time at different input signal frequencies can be found, and a practically used signal is a bandwidth signal.
In one embodiment of the present application, the sampled time error distortion spectrum is shown in fig. 4 (a) and 4 (b) for a four-channel time interleaved analog to digital converter. Fig. 4 (a) shows the frequency position of the input signal at a low frequency, and fig. 4 (b) shows the frequency position of the input signal at a high frequency.
Referring to fig. 5, fig. 5 is a schematic flow chart of a multi-channel sampling time error correction method according to another exemplary embodiment of the present application, in which an existing correction system adjusts a timing mode of an analog front end to complete correction of a time error, but the sampling time error varies continuously with an input frequency of a signal, and an analog-to-digital conversion system is insensitive to the sampling time error when the signal is converted slowly to a low frequency, so that a clock trimming value of the analog front end may not be strict, a required correction estimation does not need to be very high precision, but as a signal frequency increases, a signal change accelerates, an analog-to-digital converter becomes more sensitive to the sampling time error, and a correction precision is required to complete the related correction, so that correction of sampling time of an input signal by adopting an error in digital detection sampling cannot complete error estimation and correction corresponding to time-division interleaving corresponding to a frequency component of an entire wideband spectrum when the signal is corrected. The correction is thus accomplished in an analog-to-digital combination correction as shown in fig. 5.
Firstly, the sampling time error generates change based on external change, wherein the external change comprises change of signal frequency, change of temperature and the like, an analog trimming value and a digital correction value are determined based on the detected sampling time error, the analog trimming value in the embodiment is the analog correction value, the analog correction of the sampling time is completed according to the analog trimming value, and background digital tracking correction is performed based on the digital correction value, so that the correction of the sampling time error is completed.
In one embodiment of the application, the system has a special module for tracking errors to complete the tracking of errors, wherein the analog correction part adopts a clock buffer at the analog front end to complete the adjustment of signal sampling time, in order to ensure the robustness and the effectiveness of the multi-channel sampling time correction system, an analog-digital matching correction mode is adopted to complete the correction of the whole correction errors, the analog correction can complete a part of correction, and a digital correction is adopted to correct more accurately, thereby ensuring the effectiveness and the robustness of the whole correction framework.
FIG. 6 is a schematic diagram of a multi-channel sampling time error correction system according to an exemplary embodiment of the present application, where the multi-channel sampling time error correction system includes a plurality of channels of analog-to-digital converters, each channel is connected to a digital time-domain filter, error estimation is performed on the sampling time output by each channel to obtain the sampling time error of the channel, an analog correction value and a digital correction value of the channel are obtained based on the sampling time error, the sampling time is subjected to analog correction by a clock buffer at the input end of the analog-to-digital converter based on the analog correction value, and the sampling time is subjected to digital correction by the digital time-domain filter at the output end of the analog-to-digital converter based on the digital correction value.
The digital correction mode in the correction system adopts a digital time domain filter to complete the correction of signals, and the principle is as follows:
for an input signal X (f), the following relationship is satisfied by the channel distortion function H (f) to produce a distorted spectrum Y (f):
y (f) =x (f) ×h (f) formula (2)
In equation (2), X (f) is an input signal, H (f) is a channel distortion function, and Y (f) is a distortion spectrum.
Therefore, in this embodiment, the digital correction method is to estimate the inverse function 1/H (f) of H (f) to complete the correction of the received signal Y (f), and a preset correction function H1 (f) filter is designed to approach the inverse function 1/H (f) of H (f), so long as the H1 (f) -1/H (f) is within the preset error range, the preset correction function H1 (f) can be used to complete the correction of the signal of the received signal Y (f).
The output signal can thus be corrected by:
Y o (f)= Y(f)×H 1 (f) (1)
In the formula (1), Y o (f) Digital corrected output signal, Y (f) is output signal, H 1 (f) Is a preset correction function.
The method has the advantages that the time domain filter can complete estimation and correction of the whole frequency domain signal, so that the correction effect of the broadband signal is ensured, but the correction mode can bring great digital expense, so that the correction of sampling errors of the time-division interleaving analog-digital converter is completed in a mode of combining analog and digital.
In one embodiment of the present application, since the analog correction mode usually corrects only one time offset value, the actual correction cannot ensure that correction points of all frequency components in the bandwidth signal are completely extracted, and therefore, correction is required to be performed by adopting an error estimation mode to complete estimation of sampling errors of the signal, for example, when the signal with the bandwidth of f 1-f 2 is subjected to error estimation, the estimation errors may be the optimal correction value of a part of frequency spectrums in f 1-f 2 finally, and therefore, pull-down current trimming level is designed in the front-end clock sampling buffer part to complete trimming of sampling edges, rough trimming of an analog circuit can be completed, and correction of the bandwidth frequency spectrum error component is completed by adopting a digital filter.
The application is mainly aimed at reducing hardware cost of correction system and effectiveness and robustness of correction algorithm, and the time-division alternation error has a characteristic of not only being related to temperature but also being related to signal input frequency, so that it adopts digital circuit to implement error detection to make correction of sampling error of analog front end, and when the broadband signal is input and corrected, the error can accurately estimate error of frequency spectrum range, and adopts digital filter to implement real-time tracking error and correction coefficient estimation correction. Therefore, the estimation of the front-end error is completed by adopting an analog adjustment mode, the error corrected by adopting an analog correction mode can be corrected by adopting the current trimming level of the clock buffer at the analog front end, and meanwhile, the error correction of the whole frequency spectrum is completed by adopting a digital correction mode along with the change of the input signal and the temperature, so that the hardware cost of a correction system is low and the robustness of the realized correction algorithm is good.
Fig. 7 is a block diagram of a multi-channel sampling time error correction apparatus according to an exemplary embodiment of the present application, which includes an error estimation module 701 and an error correction module 702, as shown in fig. 7.
The error estimation module 701 is configured to obtain, for a channel, a sampling time error of the channel, and obtain an analog correction value of the channel and a digital correction value of the channel according to the sampling time error;
the error correction module 702 is configured to perform analog correction on the sampling time of the channel based on the analog correction value, and perform digital correction on the sampling time of the channel based on the digital correction value, so as to correct the sampling time of the channel.
In one embodiment of the application, the analog correction unit comprises a clock buffer, wherein the clock buffer is connected with the input end of the channel and is used for adjusting the sampling time of the signal so as to perform analog correction on the sampling time; the digital correction unit comprises a digital time domain filter, the digital time domain filter is connected with the output end of the channel, and the digital time domain filter is used for carrying out digital correction on sampling time.
It should be noted that, the multi-channel sampling time error correction device provided in the above embodiment and the multi-channel sampling time error correction method provided in the above embodiment belong to the same concept, and the specific manner in which each module and unit perform the operation has been described in detail in the method embodiment, which is not repeated here. In practical application, the multi-channel sampling time error correction device provided in the above embodiment may distribute the functions to different functional modules according to needs, that is, the internal structure of the device is divided into different functional modules to complete all or part of the functions described above, which is not limited herein.
The embodiment of the application also provides electronic equipment, which comprises: one or more processors; and a storage device for storing one or more programs that, when executed by the one or more processors, cause the electronic device to implement the multi-channel sampling time error correction method provided in the above embodiments.
Fig. 8 shows a schematic diagram of a computer system suitable for use in implementing an embodiment of the application. It should be noted that, the computer system 800 of the electronic device shown in fig. 8 is only an example, and should not impose any limitation on the functions and the application scope of the embodiments of the present application.
As shown in fig. 8, the computer system 800 includes a central processing unit (Central Processing Unit, CPU) 801 that can perform various appropriate actions and processes, such as performing the methods described in the above embodiments, according to a program stored in a Read-Only Memory (ROM) 802 or a program loaded from a storage section 808 into a random access Memory (Random Access Memory, RAM) 803. In the RAM 803, various programs and data required for system operation are also stored. The CPU 801, ROM 802, and RAM 803 are connected to each other by a bus 804. An Input/Output (I/O) interface 805 is also connected to bus 804.
The following components are connected to the I/O interface 805: an input portion 806 including a keyboard, mouse, etc.; an output portion 807 including a Cathode Ray Tube (CRT), a liquid crystal display (Liquid Crystal Display, LCD), and the like, and a speaker, and the like; a storage section 808 including a hard disk or the like; and a communication section 809 including a network interface card such as a LAN (Local Area Network ) card, modem, or the like. The communication section 809 performs communication processing via a network such as the internet. The drive 810 is also connected to the I/O interface 805 as needed. A removable medium 811 such as a magnetic disk, an optical disk, a magneto-optical disk, a semiconductor memory, or the like is mounted on the drive 810 as needed so that a computer program read out therefrom is mounted into the storage portion 808 as needed.
In particular, according to embodiments of the present application, the processes described above with reference to flowcharts may be implemented as computer software programs. For example, embodiments of the present application include a computer program product comprising a computer program embodied on a computer readable medium, the computer program comprising a computer program for performing the method shown in the flowchart. In such an embodiment, the computer program may be downloaded and installed from a network via the communication section 809, and/or installed from the removable media 811. When executed by a Central Processing Unit (CPU) 801, performs the various functions defined in the system of the present application.
It should be noted that, the computer readable medium shown in the embodiments of the present application may be a computer readable signal medium or a computer readable storage medium, or any combination of the two. The computer readable storage medium may be, for example, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination thereof. More specific examples of the computer-readable storage medium may include, but are not limited to: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-Only Memory (ROM), an erasable programmable read-Only Memory (Erasable Programmable Read Only Memory, EPROM), flash Memory, an optical fiber, a portable compact disc read-Only Memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the present application, a computer-readable signal medium may comprise a data signal propagated in baseband or as part of a carrier wave, with a computer-readable computer program embodied therein. Such a propagated data signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination of the foregoing. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device. A computer program embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wired, etc., or any suitable combination of the foregoing.
The flowcharts and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present application. Where each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams or flowchart illustration, and combinations of blocks in the block diagrams or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The units involved in the embodiments of the present application may be implemented by software, or may be implemented by hardware, and the described units may also be provided in a processor. Wherein the names of the units do not constitute a limitation of the units themselves in some cases.
Another aspect of the application also provides a computer readable storage medium having stored thereon a computer program which, when executed by a processor of a computer, causes the computer to perform a multi-channel sampling time error correction method as described above. The computer-readable storage medium may be included in the electronic device described in the above embodiment or may exist alone without being incorporated in the electronic device.
Another aspect of the application also provides a computer program product or computer program comprising computer instructions stored in a computer readable storage medium. The processor of the computer device reads the computer instructions from the computer-readable storage medium, and the processor executes the computer instructions, so that the computer device performs the multi-channel sampling time error correction method provided in the above embodiments.
The above embodiments are merely illustrative of the principles of the present application and its effectiveness, and are not intended to limit the application. Modifications and variations may be made to the above-described embodiments by those skilled in the art without departing from the spirit and scope of the application. It is therefore intended that all equivalent modifications and changes made by those skilled in the art without departing from the spirit and technical spirit of the present application shall be covered by the appended claims.

Claims (11)

1. A multi-channel sampling time error correction method for correcting sampling time errors of each channel in a multi-channel time interleaving analog-to-digital converter, the multi-channel sampling time error correction method comprising:
acquiring a sampling time error of the channel aiming at the channel, and acquiring an analog correction value of the channel and a digital correction value of the channel according to the sampling time error;
for the channel, performing analog correction on the sampling time of the channel based on the analog correction value, and performing digital correction on the sampling time of the channel based on the digital correction value to correct the sampling time of the channel.
2. The multi-channel sampling time error correction method according to claim 1, wherein analog correcting the sampling time error based on the analog correction value comprises:
and adjusting signal sampling time through a clock buffer based on the analog correction value so as to perform analog correction on the sampling time of the channel.
3. The multi-channel sampling time error correction method according to claim 1, wherein the step of acquiring the sampling time error of the channel comprises:
collecting an initial signal of the channel, carrying out frequency domain conversion on the initial signal with the sampling time error to obtain an initial signal spectrogram;
and obtaining distortion energy of the initial signal according to an initial signal spectrogram, and calculating the sampling time error according to the distortion energy.
4. The multi-channel sampling time error correction method according to claim 1, characterized in that the step of digitally correcting the sampling time of the channel based on the digital correction value comprises:
and carrying out digital correction on the sampling time of the channel by adopting a digital time domain filter.
5. The multi-channel sampling time error correction method according to claim 1, wherein the step of correcting the sampling time of the channel using a digital time domain filter comprises:
and acquiring an output signal of the channel, wherein the output signal is an analog corrected signal, and carrying out digital correction on the sampling time of the output signal based on a preset correction function.
6. The multi-channel sampling time error correction method according to claim 5, wherein said output signal, said preset correction function and digitally corrected said output signal satisfy the relationship,
Y o (f)=Y(f)×H 1 (f)
wherein Y is o (f) For the digitally corrected output signal, Y (f) is the output signal, H 1 (f) And (3) the correction function is preset.
7. A multi-channel sampling time error correction device for correcting sampling time errors of each channel in a multi-channel time interleaved analog-to-digital converter, the multi-channel sampling time error correction device comprising:
the error estimation module is used for acquiring a sampling time error of the channel aiming at the channel, and acquiring an analog correction value of the channel and a digital correction value of the channel according to the sampling time error;
and the error correction module is used for carrying out analog correction on the sampling time of the channel based on the analog correction value and carrying out digital correction on the sampling time of the channel based on the digital correction value so as to correct the sampling time of the channel.
8. The multi-channel sampling time error correction device of claim 7, wherein the error correction module comprises an analog correction unit and a digital correction unit;
the analog correction unit comprises a clock buffer, wherein the clock buffer is connected with the input end of the channel and is used for adjusting the signal sampling time so as to perform analog correction on the sampling time;
the digital correction unit comprises a digital time domain filter, the digital time domain filter is connected with the output end of the channel, and the digital time domain filter is used for digitally correcting the sampling time.
9. The multi-channel sampling time error correction device of claim 7, wherein the error estimation module comprises a control unit;
the control unit is used for sending the analog correction value and the digital correction value to the error correction module and controlling the error correction module to correct the sampling time error based on the analog correction value and the digital correction value.
10. An electronic device, the electronic device comprising:
one or more processors;
storage means for storing one or more programs that, when executed by the one or more processors, cause the electronic device to implement the multi-channel sampling time error correction method of any of claims 1-6.
11. A computer readable storage medium, having stored thereon a computer program which, when executed by a processor of a computer, causes the computer to perform the multi-channel sampling time difference error correction method of any of claims 1-6.
CN202310834092.2A 2023-07-07 2023-07-07 Multichannel sampling time error correction method, device, equipment and medium Pending CN116827345A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310834092.2A CN116827345A (en) 2023-07-07 2023-07-07 Multichannel sampling time error correction method, device, equipment and medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310834092.2A CN116827345A (en) 2023-07-07 2023-07-07 Multichannel sampling time error correction method, device, equipment and medium

Publications (1)

Publication Number Publication Date
CN116827345A true CN116827345A (en) 2023-09-29

Family

ID=88121932

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310834092.2A Pending CN116827345A (en) 2023-07-07 2023-07-07 Multichannel sampling time error correction method, device, equipment and medium

Country Status (1)

Country Link
CN (1) CN116827345A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117478133A (en) * 2023-11-14 2024-01-30 广州润芯信息技术有限公司 Automatic time sequence calibration method and device for asynchronous clock architecture

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117478133A (en) * 2023-11-14 2024-01-30 广州润芯信息技术有限公司 Automatic time sequence calibration method and device for asynchronous clock architecture
CN117478133B (en) * 2023-11-14 2024-04-19 广州润芯信息技术有限公司 Automatic time sequence calibration method and device for asynchronous clock architecture

Similar Documents

Publication Publication Date Title
US7916051B1 (en) Bandwidth mismatch estimation for time interleaved ADCs
US9287889B2 (en) System and method for dynamic path-mismatch equalization in time-interleaved ADC
US20170117914A1 (en) Method and apparatus for providing digital background calibration for mismatches in m-channel time-interleved adcs (ti-adcs)
US8441379B2 (en) Device and method for digitizing a signal
US9917755B1 (en) Providing fast radio-frequency delay measurements for envelope tracking
US20120075129A1 (en) Calibration of impairments in a multichannel time-interleaved adc
US8643517B2 (en) Gradient-based approach to sample-time mismatch error calibration in a two-channel time-interleaved analog-to-digital converter
US10050636B2 (en) Methods and apparatus to reduce non-linearity in analog to digital converters
CN116827345A (en) Multichannel sampling time error correction method, device, equipment and medium
US9945901B1 (en) Measuring and correcting non-idealities of a system
US10389374B1 (en) Offset calibration of analog-to-digital converters using a spectrum analyzer
US7161511B2 (en) Linearization system and method
JP3510279B2 (en) Analog-to-digital converter calibration system and method
CN112751564A (en) Sampling clock phase mismatch error estimation method and device
US20160182076A1 (en) Background Calibration for Digital-to-Analog Converters
US8836552B1 (en) Direct input radio frequency complex analog to digital converter with corrective factors
US10453469B2 (en) Signal processor
Kuojun et al. A TIADC mismatch calibration method for digital storage oscilloscope
CN114531154A (en) Time-interleaved sampling system and filter construction method
Bortnyk et al. The method of improving the dynamic range of analog-digital conversion of phase jitter signals in telecommunications systems
US10498348B1 (en) Time error and gain offset estimation in interleaved analog-to-digital converters
Bai et al. Blind calibration method for two-channel time-interleaved analog-to-digital converters based on FFT
CN115097497A (en) Amplitude-phase correction method and system of multi-channel receiver
CN210469275U (en) Analog-to-digital converter
CN114024627B (en) Method, device, processor and storage medium for realizing fast full-band frequency response compensation processing for broadband modulation signal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination