CN116706830A - Parallel protection circuit for current sharing control and current sharing control method - Google Patents
Parallel protection circuit for current sharing control and current sharing control method Download PDFInfo
- Publication number
- CN116706830A CN116706830A CN202310561985.4A CN202310561985A CN116706830A CN 116706830 A CN116706830 A CN 116706830A CN 202310561985 A CN202310561985 A CN 202310561985A CN 116706830 A CN116706830 A CN 116706830A
- Authority
- CN
- China
- Prior art keywords
- current
- operational amplifier
- current detection
- effect transistor
- field effect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 16
- 238000001514 detection method Methods 0.000 claims abstract description 100
- 230000005669 field effect Effects 0.000 claims abstract description 84
- 230000004044 response Effects 0.000 claims description 8
- 230000002708 enhancing effect Effects 0.000 claims description 4
- 230000001276 controlling effect Effects 0.000 abstract description 20
- 230000001105 regulatory effect Effects 0.000 abstract description 8
- 101150090280 MOS1 gene Proteins 0.000 description 16
- 101100401568 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) MIC10 gene Proteins 0.000 description 16
- 102100030393 G-patch domain and KOW motifs-containing protein Human genes 0.000 description 12
- 229910052982 molybdenum disulfide Inorganic materials 0.000 description 12
- 101710116852 Molybdenum cofactor sulfurase 1 Proteins 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 101710116850 Molybdenum cofactor sulfurase 2 Proteins 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
- H02H3/02—Details
- H02H3/05—Details with means for increasing reliability, e.g. redundancy arrangements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
- H02H3/08—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
- H02H3/08—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
- H02H3/087—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current for dc applications
Landscapes
- Emergency Protection Circuit Devices (AREA)
Abstract
The application relates to a parallel protection circuit for current sharing control and a current sharing control method. The current sharing control parallel protection circuit comprises a first overcurrent protection module and a second overcurrent protection module which are arranged in parallel, and a current sharing control circuit module arranged between the first overcurrent protection module and the second overcurrent protection module; the current sharing control circuit module is used for adjusting and controlling the power of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal. The current detection signals of the first overcurrent protection module and the second overcurrent protection module which are arranged in parallel are compared, the first current detection signal and the second current detection signal of the current detection signals of the two electronic fuses are regulated and controlled through the current sharing control circuit module, and therefore the currents of the electronic fuses are regulated, and the currents of the two electronic fuses are equal.
Description
Technical Field
The application relates to the technical field of protection circuits, in particular to a parallel protection circuit for current sharing control and a current sharing control method.
Background
With the hot plug demands of hardware boards such as servers, storage devices, switches and the like and the protection demands of power supply buses of boards, more and more boards are designed with Electronic Fuses (EFUSEs) on the power supply buses to support the hot plug and protection of the boards. The Electronic Fuse (EFUSE) can realize slow start, avoid high current or low voltage generated by hot plug, and provide functions of power monitoring, overcurrent protection and the like.
As the power consumption of the motherboard increases, the current limit of a single Electronic Fuse (EFUSE) is broken through, and more application scenes use the Electronic Fuses (EFUSE) in parallel to meet the current demand. However, the Electronic Fuses (EFUSE) used in parallel may cause uneven flow of the EFUSE due to the difference of parameters of the main power field effect transistor (MOS), the use environment temperature and the layout wiring, especially when the electronic fuses are started, the uneven flow is greatly caused due to the difference of conduction parameters of the field effect transistor (MOS).
Disclosure of Invention
Based on this, it is necessary to provide a parallel protection circuit and a current sharing control method for current sharing control, which can ensure that an Electronic Fuse (EFUSE) can well control current sharing when in parallel use, and particularly avoid the technical problem that a single electronic fuse is failed in protection or a device is damaged due to non-current sharing in a starting process.
In one aspect, there is provided a current-sharing controlled parallel protection circuit, the current-sharing controlled parallel protection circuit including:
the first overcurrent protection module is provided with a first electronic fuse and a first field effect transistor which are arranged in series; the first overcurrent protection module is used for acquiring first current detection signals at two ends of the first electronic fuse and controlling the first field effect transistor to be turned on and turned off through comparison results of the first current detection signals and a first reference voltage;
the second overcurrent protection module is provided with a second electronic fuse and a second field effect transistor which are arranged in series; the second overcurrent protection module is used for acquiring second current detection signals at two ends of the second electronic fuse and controlling the on and off of the second field effect transistor by comparing the second current detection signals with a second reference voltage;
the current sharing control circuit module is arranged between the first overcurrent protection module and the second overcurrent protection module; the current sharing control circuit module is used for adjusting and controlling the power of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal.
Further, in response to the first current detection signal being greater than the second current detection signal, the current sharing control circuit module is configured to reduce power of a driving signal for controlling the first field effect transistor; and when the first current detection signal is smaller than the second current detection signal, the current sharing control circuit module is used for enhancing and controlling the power of the driving signal of the first field effect transistor.
Further, two ends of the first electronic fuse are respectively connected to a normal phase input end and an inverted phase input end of the first operational amplifier, an output end of the first operational amplifier is connected to an inverted phase input end of the second operational amplifier, a first reference voltage is input to the normal phase input end of the second operational amplifier, and an output end of the second operational amplifier is connected to a grid electrode of the first field effect transistor.
Further, the second overcurrent protection module is arranged in parallel with the first overcurrent protection module; the two ends of the second electronic fuse are respectively connected to the normal phase input end and the reverse phase input end of the third operational amplifier, the output end of the third operational amplifier is connected to the reverse phase input end of the fourth operational amplifier, the normal phase input end of the fourth operational amplifier inputs the second reference voltage, and the output end of the fourth operational amplifier is connected to the grid electrode of the second field effect transistor.
Further, the input end of the current sharing control circuit module is connected to the output end of the first operational amplifier and the output end of the third operational amplifier, and the output end of the current sharing control circuit module is connected to the inverting input end of the second operational amplifier.
Further, the current sharing control circuit module comprises a fifth operational amplifier; the non-inverting input end of the fifth operational amplifier is connected to the output end of the first operational amplifier, the inverting input end of the fifth operational amplifier is connected to the output end of the third operational amplifier, and the output end of the fifth operational amplifier is connected to the inverting input end of the second operational amplifier.
Further, the non-inverting input end of the second operational amplifier is grounded through a first reference resistor; and the non-inverting input end of the fourth operational amplifier is grounded through a second reference resistor.
Further, the input end of the second electronic fuse is connected with the input end of the first electronic fuse, and the output end of the second field effect transistor is connected with the output end of the first field effect transistor.
On the other hand, a current sharing control method of the parallel protection circuit is provided, which comprises the following steps:
setting a first overcurrent protection module, wherein the first overcurrent protection module is provided with a first electronic fuse and a first field effect transistor which are arranged in series; the first overcurrent protection module is used for acquiring first current detection signals at two ends of the first electronic fuse and controlling the first field effect transistor to be turned on and turned off through comparison results of the first current detection signals and a first reference voltage;
setting a second overcurrent protection module, wherein the second overcurrent protection module is provided with a second electronic fuse and a second field effect transistor which are arranged in series; the second overcurrent protection module is used for acquiring second current detection signals at two ends of the second electronic fuse and controlling the on and off of the second field effect transistor by comparing the second current detection signals with a second reference voltage;
a current sharing control circuit module is arranged between the first overcurrent protection module and the second overcurrent protection module; the current sharing control circuit module is used for adjusting and controlling the power of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal.
Further, the current sharing control circuit module is configured to adjust and control a power level of a driving signal of the first field effect transistor by comparing magnitudes of a first current detection signal and a second current detection signal, and includes:
the current sharing control circuit module is used for reducing the power of a driving signal for controlling the first field effect transistor when the first current detection signal is larger than the second current detection signal;
and when the first current detection signal is smaller than the second current detection signal, the current sharing control circuit module is used for enhancing and controlling the power of the driving signal of the first field effect transistor.
According to the parallel protection circuit and the current sharing control method for current sharing control, the first current detection signals and the second current detection signals of the two electronic fuses in the first overcurrent protection module and the second overcurrent protection module which are arranged in parallel are compared, and then the power of the driving signals of the first field effect transistor is adjusted and controlled through the current sharing control circuit module, so that the currents of the electronic fuses are adjusted, the currents of the two electronic fuses are equal, and the current sharing between the two electronic fuses can be effectively ensured when the parallel protection circuit works and starts, so that the false triggering of the overcurrent protection (OCP) and the over-temperature protection (OTP) is avoided, and the reliability is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a conventional electronic fuse;
FIG. 2 is a schematic diagram of a parallel circuit structure of an electronic fuse according to the prior art;
fig. 3 is a schematic structural diagram of a parallel protection circuit with current sharing control according to an embodiment of the present application;
fig. 4 is a flowchart of a current sharing control method of a parallel protection circuit according to an embodiment of the present application.
The labels in the figures are as follows:
the current sharing control circuit comprises a first overcurrent protection module 1, a second overcurrent protection module 2 and a current sharing control circuit module 3.
Detailed Description
The present application will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present application more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the application.
As described in the background art, the Electronic Fuses (EFUSE) used in parallel may cause uneven current flow of the Electronic Fuses (EFUSE) due to the parameters of the main power field effect transistor (MOS), the use environment temperature and the difference of layout wiring, especially when the Electronic Fuses (EFUSE) are started, the uneven current flow is greatly caused due to the difference of the conduction parameters of the field effect transistor (MOS).
The main operating circuit of the existing Electronic Fuse (EFUSE) is shown in fig. 1. The working principle is as follows:
1) The voltage difference acquired by two ends of the equivalent resistor Rsense of the electronic fuse is output to Vsense through the operational amplifier A1. The magnitude of Vsense directly reflects the magnitude of the EFUSE current.
2) Iref is a constant current source inside the control circuit, and the reference voltage Vocp of the OCP point is set by the external OCP setting resistor Rocp.
3) When the current is too large, vsense exceeds Vocp and the output of operational amplifier A2 turns off the MOS in the EFUSE main circuit. The overcurrent protection effect is achieved.
A block diagram of an application of a parallel circuit of an existing Electronic Fuse (EFUSE) is shown in fig. 2. The parallel EFUSE inputs and outputs are directly connected, and the OCP setting resistor Rocp is also used for respectively setting the respective OCP point reference voltages Vocp. The application block diagram can be generalized to more EFUSE parallel use scenarios.
The disadvantage of the prior art scheme is that when EFUSE is used in parallel, the EFSUE is not uniform due to the parameter difference of the main power MOS or the influence of the ambient temperature and layout of the EFUSE. Especially, when the device is started, the difference of MOS parameters can make the condition of non-current sharing worse. The lack of current sharing can result in excessive single EFUSE current, thereby increasing the risk of over-current and over-temperature.
Example 1
In order to solve the above-mentioned problems, the inventive embodiment 1 of the present application provides a current-sharing control parallel protection circuit, which forms an effective feedback loop by adding a current-sharing control circuit module, so as to ensure that two parallel Electronic Fuses (EFUSE) can keep current sharing during operation, avoid false triggering of over-current protection (OCP) of a single Electronic Fuse (EFUSE), and improve reliability.
As shown in fig. 3, embodiment 1 provides a parallel protection circuit for current sharing control, which includes: the current sharing control circuit comprises a first overcurrent protection module 1, a second overcurrent protection module 2 and a current sharing control circuit module 3.
The first overcurrent protection module 1 is provided with a first electronic fuse EFUSE1 and a first field effect transistor MOS1 which are arranged in series; the first overcurrent protection module 1 is configured to obtain a first current detection signal Vsense1 at two ends of the first electronic fuse EFUSE1, and control the on/off of the first field effect transistor MOS1 by comparing the first current detection signal Vsense1 with a first reference voltage Vocp 1; the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 which are arranged in series; the second overcurrent protection module 2 is configured to obtain a second current detection signal Vsense2 at two ends of the second electronic fuse EFUSE2, and control the on/off of the second field effect transistor MOS2 by comparing the second current detection signal Vsense2 with a second reference voltage Vocp 2; the current sharing control circuit module 3 is arranged between the first overcurrent protection module 1 and the second overcurrent protection module 2; the current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense 2.
The current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense2, specifically: in response to the first current detection signal Vsense1 being greater than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to reduce the power of the driving signal for controlling the first field effect transistor MOS1; in response to the first current detection signal Vsense1 being smaller than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to enhance the power of the driving signal for controlling the first field effect transistor MOS 1.
Specifically, as shown in fig. 3, two ends of the first electronic fuse EFUSE1 are respectively connected to a non-inverting input terminal and an inverting input terminal of the first operational amplifier A1, an output terminal of the first operational amplifier A1 is connected to an inverting input terminal of the second operational amplifier A2, the non-inverting input terminal of the second operational amplifier A2 inputs the first reference voltage Vocp1, and an output terminal of the second operational amplifier A2 is connected to the gate of the first field effect transistor MOS 1.
As shown in fig. 3, the second overcurrent protection module 2 is arranged in parallel with the first overcurrent protection module 1; the structure of the second overcurrent protection module 2 is the same as that of the first overcurrent protection module 1. Specifically, as described above, the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 that are arranged in series, two ends of the second electronic fuse EFUSE2 are respectively connected to a non-inverting input terminal and an inverting input terminal of a third operational amplifier A3, an output terminal of the third operational amplifier A3 is connected to an inverting input terminal of a fourth operational amplifier A4, the non-inverting input terminal of the fourth operational amplifier A4 inputs a second reference voltage Vocp2, and an output terminal of the fourth operational amplifier A4 is connected to a gate of the second field effect transistor MOS 2.
As shown in fig. 3, the input end of the current sharing control circuit module 3 is connected to the output end of the first operational amplifier A1 and the output end of the third operational amplifier A3, and the output end of the current sharing control circuit module 3 is connected to the inverting input end of the second operational amplifier A2.
As shown in fig. 3, the current sharing control circuit module 3 includes a fifth operational amplifier AMP; the non-inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the first operational amplifier A1, the inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the third operational amplifier A3, and the output terminal of the fifth operational amplifier AMP is connected to the inverting input terminal of the second operational amplifier A2.
As shown in fig. 3, the input terminal of the second electronic fuse EFUSE2 is connected to the input terminal of the first electronic fuse EFUSE1, and the output terminal of the second field effect transistor MOS2 is connected to the output terminal of the first field effect transistor MOS 1.
As can be seen from the above, the present application adds the fifth operational amplifier AMP as the current-sharing control circuit module 3 based on the prior art scheme, and the non-inverting input terminal and the inverting input terminal thereof are respectively connected to the current detection signals Vsense of EFUSE1 and EFUSE 2. When the current of EFUSE1 is large, the operational amplifier AMP is output to be positive, and meanwhile, a signal is transmitted to the inverting terminal of the power MOS control operational amplifier A2 of EFUSE1, and the driving signal of the power MOS is reduced, so that the current of EFUSE1 is reduced. Conversely, when the current of EFUSE1 is smaller, the driving signal of the power MOS is enhanced, and the current of EFSUE1 is improved.
The whole process is equivalent to using the current detection signals Vsense of EFSUE1 and EFUSE2, comparing the signals by an operational amplifier, and outputting the main power MOS driving signal for controlling EFUSE1 to adjust the current of EFUSE1 so as to realize the current sharing of the working currents of the two EFUSEs.
The existing technical scheme cannot ensure current sharing of EFUSEs when the EFUSEs are used in parallel, single EFUSEs are easy to generate large current, OCP, OTP and the like are easy to generate, and meanwhile reliability is reduced. According to the negative feedback scheme provided by the application, the current detection signals Vsense of two EFUSEs are compared, and then the intensity of the main power MOS control signal of the EFUSE1 is regulated through the operational amplifier AMP, so that the current of the EFUSEs is regulated, and the currents of the two EFUSEs are equal. The application provides a parallel protection circuit for current sharing control, which can effectively ensure the current sharing among EFUSEs when the EFUSEs in two overcurrent protection modules are connected in parallel, thereby avoiding false triggering of OCP and OTP and improving the reliability.
Example 2
In embodiment 2, all technical features of embodiment 1 are included, and the difference is that this embodiment specifically gives a manner of providing the first reference voltage Vocp1 and the second reference voltage Vocp 2.
As shown in fig. 3, the non-inverting input terminal of the second operational amplifier A2 is grounded through a first reference resistor Rocp1, wherein the current flowing through the first reference resistor Rocp1 is Iref, and the magnitude of the first reference voltage Vocp1 is the product of the first reference resistor Rocp1 and the current is Iref.
As shown in fig. 3, the non-inverting input terminal of the fourth operational amplifier A4 is grounded through a second reference resistor Rocp2, wherein the current flowing through the second reference resistor Rocp2 is Iref, and the magnitude of the second reference voltage Vocp2 is the product of the second reference resistor Rocp2 and the current is Iref.
It is noted that the first reference voltage Vocp1 and the second reference voltage Vocp2 may also be a way of directly providing the voltages Vocp1 and Vocp 2.
Specifically, as shown in fig. 3, embodiment 2 provides a parallel protection circuit for current sharing control, where the parallel protection circuit for current sharing control includes: the current sharing control circuit comprises a first overcurrent protection module 1, a second overcurrent protection module 2 and a current sharing control circuit module 3.
The first overcurrent protection module 1 is provided with a first electronic fuse EFUSE1 and a first field effect transistor MOS1 which are arranged in series; the first overcurrent protection module 1 is configured to obtain a first current detection signal Vsense1 at two ends of the first electronic fuse EFUSE1, and control the on/off of the first field effect transistor MOS1 by comparing the first current detection signal Vsense1 with a first reference voltage Vocp 1; the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 which are arranged in series; the second overcurrent protection module 2 is configured to obtain a second current detection signal Vsense2 at two ends of the second electronic fuse EFUSE2, and control the on/off of the second field effect transistor MOS2 by comparing the second current detection signal Vsense2 with a second reference voltage Vocp 2; the current sharing control circuit module 3 is arranged between the first overcurrent protection module 1 and the second overcurrent protection module 2; the current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense 2.
The current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense2, specifically: in response to the first current detection signal Vsense1 being greater than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to reduce the power of the driving signal for controlling the first field effect transistor MOS1; in response to the first current detection signal Vsense1 being smaller than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to enhance the power of the driving signal for controlling the first field effect transistor MOS 1.
Specifically, as shown in fig. 3, two ends of the first electronic fuse EFUSE1 are respectively connected to a non-inverting input terminal and an inverting input terminal of the first operational amplifier A1, an output terminal of the first operational amplifier A1 is connected to an inverting input terminal of the second operational amplifier A2, the non-inverting input terminal of the second operational amplifier A2 inputs the first reference voltage Vocp1, and an output terminal of the second operational amplifier A2 is connected to the gate of the first field effect transistor MOS 1.
As shown in fig. 3, the second overcurrent protection module 2 is arranged in parallel with the first overcurrent protection module 1; the structure of the second overcurrent protection module 2 is the same as that of the first overcurrent protection module 1. Specifically, as described above, the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 that are arranged in series, two ends of the second electronic fuse EFUSE2 are respectively connected to a non-inverting input terminal and an inverting input terminal of a third operational amplifier A3, an output terminal of the third operational amplifier A3 is connected to an inverting input terminal of a fourth operational amplifier A4, the non-inverting input terminal of the fourth operational amplifier A4 inputs a second reference voltage Vocp2, and an output terminal of the fourth operational amplifier A4 is connected to a gate of the second field effect transistor MOS 2.
As shown in fig. 3, the input end of the current sharing control circuit module 3 is connected to the output end of the first operational amplifier A1 and the output end of the third operational amplifier A3, and the output end of the current sharing control circuit module 3 is connected to the inverting input end of the second operational amplifier A2.
As shown in fig. 3, the current sharing control circuit module 3 includes a fifth operational amplifier AMP; the non-inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the first operational amplifier A1, the inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the third operational amplifier A3, and the output terminal of the fifth operational amplifier AMP is connected to the inverting input terminal of the second operational amplifier A2.
As shown in fig. 3, the non-inverting input terminal of the second operational amplifier A2 is grounded through a first reference resistor Rocp 1; the non-inverting input terminal of the fourth operational amplifier A4 is grounded through a second reference resistor Rocp 2. The current flowing through the first reference resistor Rocp1 and the second reference resistor Rocp2 is Iref.
As shown in fig. 3, the input terminal of the second electronic fuse EFUSE2 is connected to the input terminal of the first electronic fuse EFUSE1, and the output terminal of the second field effect transistor MOS2 is connected to the output terminal of the first field effect transistor MOS 1.
As can be seen from the above, the present application adds the fifth operational amplifier AMP as the current-sharing control circuit module 3 based on the prior art scheme, and the non-inverting input terminal and the inverting input terminal thereof are respectively connected to the current detection signals Vsense of EFUSE1 and EFUSE 2. When the current of EFUSE1 is large, the operational amplifier AMP is output to be positive, and meanwhile, a signal is transmitted to the inverting terminal of the power MOS control operational amplifier A2 of EFUSE1, and the driving signal of the power MOS is reduced, so that the current of EFUSE1 is reduced. Conversely, when the current of EFUSE1 is smaller, the driving signal of the power MOS is enhanced, and the current of EFSUE1 is improved.
The whole process is equivalent to using the current detection signals Vsense of EFSUE1 and EFUSE2, comparing the signals by an operational amplifier, and outputting the main power MOS driving signal for controlling EFUSE1 to adjust the current of EFUSE1 so as to realize the current sharing of the working currents of the two EFUSEs.
The existing technical scheme cannot ensure current sharing of EFUSEs when the EFUSEs are used in parallel, single EFUSEs are easy to generate large current, OCP, OTP and the like are easy to generate, and meanwhile reliability is reduced. According to the negative feedback scheme provided by the application, the current detection signals Vsense of two EFUSEs are compared, and then the intensity of the main power MOS control signal of the EFUSE1 is regulated through the operational amplifier AMP, so that the current of the EFUSEs is regulated, and the currents of the two EFUSEs are equal. The application provides a parallel protection circuit for current sharing control, which can effectively ensure the current sharing among EFUSEs when the EFUSEs in two overcurrent protection modules are connected in parallel, thereby avoiding false triggering of OCP and OTP and improving the reliability.
Example 3
As shown in fig. 4, embodiment 3 of the present application further provides a current sharing control method of a parallel protection circuit, which includes the following steps:
s1, a first overcurrent protection module 1 is arranged, wherein the first overcurrent protection module 1 is provided with a first electronic fuse EFUSE1 and a first field effect transistor MOS1 which are arranged in series; the first overcurrent protection module 1 is configured to obtain a first current detection signal Vsense1 at two ends of the first electronic fuse EFUSE1, and control the on/off of the first field effect transistor MOS1 by comparing the first current detection signal Vsense1 with a first reference voltage Vocp 1;
s2, setting a second overcurrent protection module 2, wherein the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 which are arranged in series; the second overcurrent protection module 2 is configured to obtain a second current detection signal Vsense2 at two ends of the second electronic fuse EFUSE2, and control the on/off of the second field effect transistor MOS2 by comparing the second current detection signal Vsense2 with a second reference voltage Vocp 2;
s3, a current sharing control circuit module 3 is arranged between the first overcurrent protection module 1 and the second overcurrent protection module 2; the current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense 2.
Wherein, the current sharing control circuit module 3 is configured to adjust and control the power level of the driving signal of the first field effect transistor MOS1 by comparing the levels of the first current detection signal Vsense1 and the second current detection signal Vsense2, and includes:
in response to the first current detection signal Vsense1 being greater than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to reduce the power of the driving signal for controlling the first field effect transistor MOS1;
in response to the first current detection signal Vsense1 being smaller than the second current detection signal Vsense2, the current sharing control circuit module 3 is configured to enhance the power of the driving signal for controlling the first field effect transistor MOS 1.
Specifically, as shown in fig. 3, two ends of the first electronic fuse EFUSE1 are respectively connected to a non-inverting input terminal and an inverting input terminal of the first operational amplifier A1, an output terminal of the first operational amplifier A1 is connected to an inverting input terminal of the second operational amplifier A2, the non-inverting input terminal of the second operational amplifier A2 inputs the first reference voltage Vocp1, and an output terminal of the second operational amplifier A2 is connected to the gate of the first field effect transistor MOS 1.
As shown in fig. 3, the second overcurrent protection module 2 is arranged in parallel with the first overcurrent protection module 1; the structure of the second overcurrent protection module 2 is the same as that of the first overcurrent protection module 1. Specifically, the second overcurrent protection module 2 is provided with a second electronic fuse EFUSE2 and a second field effect transistor MOS2 that are arranged in series, two ends of the second electronic fuse EFUSE2 are respectively connected to a positive input end and an negative input end of a third operational amplifier A3, an output end of the third operational amplifier A3 is connected to a negative input end of a fourth operational amplifier A4, the positive input end of the fourth operational amplifier A4 inputs a second reference voltage Vocp2, and an output end of the fourth operational amplifier A4 is connected to a gate of the second field effect transistor MOS 2.
As shown in fig. 3, the input end of the current sharing control circuit module 3 is connected to the output end of the first operational amplifier A1 and the output end of the third operational amplifier A3, and the output end of the current sharing control circuit module 3 is connected to the inverting input end of the second operational amplifier A2.
As shown in fig. 3, the current sharing control circuit module 3 includes a fifth operational amplifier AMP; the non-inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the first operational amplifier A1, the inverting input terminal of the fifth operational amplifier AMP is connected to the output terminal of the third operational amplifier A3, and the output terminal of the fifth operational amplifier AMP is connected to the inverting input terminal of the second operational amplifier A2.
As shown in fig. 3, the non-inverting input terminal of the second operational amplifier A2 is grounded through a first reference resistor Rocp 1; the non-inverting input terminal of the fourth operational amplifier A4 is grounded through a second reference resistor Rocp 2.
As shown in fig. 3, the input terminal of the second electronic fuse EFUSE2 is connected to the input terminal of the first electronic fuse EFUSE1, and the output terminal of the second field effect transistor MOS2 is connected to the output terminal of the first field effect transistor MOS 1.
As can be seen from the above, the present application adds the fifth operational amplifier AMP as the current-sharing control circuit module 3 based on the prior art scheme, and the non-inverting input terminal and the inverting input terminal thereof are respectively connected to the current detection signals Vsense of EFUSE1 and EFUSE 2. When the current of EFUSE1 is large, the operational amplifier AMP is output to be positive, and meanwhile, a signal is transmitted to the inverting terminal of the power MOS control operational amplifier A2 of EFUSE1, and the driving signal of the power MOS is reduced, so that the current of EFUSE1 is reduced. Conversely, when the current of EFUSE1 is smaller, the driving signal of the power MOS is enhanced, and the current of EFSUE1 is improved.
The whole process is equivalent to using the current detection signals Vsense of EFSUE1 and EFUSE2, comparing the signals by an operational amplifier, and outputting the main power MOS driving signal for controlling EFUSE1 to adjust the current of EFUSE1 so as to realize the current sharing of the working currents of the two EFUSEs.
The existing technical scheme cannot ensure current sharing of EFUSEs when the EFUSEs are used in parallel, single EFUSEs are easy to generate large current, OCP, OTP and the like are easy to generate, and meanwhile reliability is reduced. According to the negative feedback scheme provided by the application, the current detection signals Vsense of two EFUSEs are compared, and then the intensity of the main power MOS control signal of the EFUSE1 is regulated through the operational amplifier AMP, so that the current of the EFUSEs is regulated, and the currents of the two EFUSEs are equal. The application provides a parallel protection circuit for current sharing control, which can effectively ensure the current sharing among EFUSEs when the EFUSEs in two overcurrent protection modules are connected in parallel, thereby avoiding false triggering of OCP and OTP and improving the reliability.
According to the current sharing control method of the parallel protection circuit, the current detection signals of the first current detection signal Vsense1 and the second current detection signal Vsense2 of the two electronic fuses in the first overcurrent protection module 1 and the second overcurrent protection module 2 which are arranged in parallel are compared, and then the power of the driving signal of the first field effect transistor MOS1 is adjusted and controlled through the current sharing control circuit module 3, so that the currents of the electronic fuses are adjusted, the currents of the two electronic fuses are equal, current sharing between the two electronic fuses can be effectively ensured when the parallel protection circuit works and starts, and therefore false triggering of overcurrent protection (OCP) and over-temperature protection (OTP) is avoided, and reliability is improved.
The technical features of the above embodiments may be arbitrarily combined, and all possible combinations of the technical features in the above embodiments are not described for brevity of description, however, as long as there is no contradiction between the combinations of the technical features, they should be considered as the scope of the description.
The above examples illustrate only a few embodiments of the application, which are described in detail and are not to be construed as limiting the scope of the application. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the application, which are all within the scope of the application. Accordingly, the scope of protection of the present application is to be determined by the appended claims.
Claims (10)
1. A current-sharing controlled parallel protection circuit, comprising:
the first overcurrent protection module is provided with a first electronic fuse and a first field effect transistor which are arranged in series; the first overcurrent protection module is used for acquiring first current detection signals at two ends of the first electronic fuse and controlling the first field effect transistor to be turned on and turned off through comparison results of the first current detection signals and a first reference voltage;
the second overcurrent protection module is provided with a second electronic fuse and a second field effect transistor which are arranged in series; the second overcurrent protection module is used for acquiring second current detection signals at two ends of the second electronic fuse and controlling the on and off of the second field effect transistor by comparing the second current detection signals with a second reference voltage;
the current sharing control circuit module is arranged between the first overcurrent protection module and the second overcurrent protection module; the current sharing control circuit module is used for adjusting and controlling the power of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal.
2. The current-sharing control parallel protection circuit according to claim 1, wherein the current-sharing control circuit module is configured to reduce the power of the driving signal controlling the first field effect transistor in response to the first current detection signal being greater than the second current detection signal; and when the first current detection signal is smaller than the second current detection signal, the current sharing control circuit module is used for enhancing and controlling the power of the driving signal of the first field effect transistor.
3. The current-sharing control parallel protection circuit according to claim 1 or 2, wherein both ends of the first electronic fuse are respectively connected to a non-inverting input terminal and an inverting input terminal of a first operational amplifier, an output terminal of the first operational amplifier is connected to an inverting input terminal of a second operational amplifier, the non-inverting input terminal of the second operational amplifier inputs a first reference voltage, and an output terminal of the second operational amplifier is connected to a gate of the first field effect transistor.
4. The current-sharing controlled parallel protection circuit of claim 3, wherein the second overcurrent protection module is disposed in parallel with the first overcurrent protection module; the two ends of the second electronic fuse are respectively connected to the normal phase input end and the reverse phase input end of the third operational amplifier, the output end of the third operational amplifier is connected to the reverse phase input end of the fourth operational amplifier, the normal phase input end of the fourth operational amplifier inputs the second reference voltage, and the output end of the fourth operational amplifier is connected to the grid electrode of the second field effect transistor.
5. The current-sharing control parallel protection circuit according to claim 4, wherein an input terminal of the current-sharing control circuit module is connected to an output terminal of the first operational amplifier and an output terminal of the third operational amplifier, and an output terminal of the current-sharing control circuit module is connected to an inverting input terminal of the second operational amplifier.
6. The current-sharing controlled parallel protection circuit of claim 5, wherein the current-sharing control circuit module comprises a fifth operational amplifier; the non-inverting input end of the fifth operational amplifier is connected to the output end of the first operational amplifier, the inverting input end of the fifth operational amplifier is connected to the output end of the third operational amplifier, and the output end of the fifth operational amplifier is connected to the inverting input end of the second operational amplifier.
7. The current-sharing controlled parallel protection circuit according to claim 4, wherein the non-inverting input terminal of the second operational amplifier is grounded through a first reference resistor; and the non-inverting input end of the fourth operational amplifier is grounded through a second reference resistor.
8. The current-sharing controlled parallel protection circuit according to claim 4, wherein an input terminal of the second electronic fuse is connected to an input terminal of the first electronic fuse, and an output terminal of the second field effect transistor is connected to an output terminal of the first field effect transistor.
9. A current sharing control method of a parallel protection circuit is characterized by comprising the following steps:
setting a first overcurrent protection module, wherein the first overcurrent protection module is provided with a first electronic fuse and a first field effect transistor which are arranged in series; the first overcurrent protection module is used for acquiring first current detection signals at two ends of the first electronic fuse and controlling the first field effect transistor to be turned on and turned off through comparison results of the first current detection signals and a first reference voltage;
setting a second overcurrent protection module, wherein the second overcurrent protection module is provided with a second electronic fuse and a second field effect transistor which are arranged in series; the second overcurrent protection module is used for acquiring second current detection signals at two ends of the second electronic fuse and controlling the on and off of the second field effect transistor by comparing the second current detection signals with a second reference voltage;
a current sharing control circuit module is arranged between the first overcurrent protection module and the second overcurrent protection module; the current sharing control circuit module is used for adjusting and controlling the power of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal.
10. The current sharing control method of the parallel protection circuit according to claim 9, wherein the current sharing control circuit module is configured to adjust and control the power level of the driving signal of the first field effect transistor by comparing the magnitudes of the first current detection signal and the second current detection signal, and comprises:
the current sharing control circuit module is used for reducing the power of a driving signal for controlling the first field effect transistor when the first current detection signal is larger than the second current detection signal;
and when the first current detection signal is smaller than the second current detection signal, the current sharing control circuit module is used for enhancing and controlling the power of the driving signal of the first field effect transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310561985.4A CN116706830A (en) | 2023-05-18 | 2023-05-18 | Parallel protection circuit for current sharing control and current sharing control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310561985.4A CN116706830A (en) | 2023-05-18 | 2023-05-18 | Parallel protection circuit for current sharing control and current sharing control method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116706830A true CN116706830A (en) | 2023-09-05 |
Family
ID=87838386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310561985.4A Pending CN116706830A (en) | 2023-05-18 | 2023-05-18 | Parallel protection circuit for current sharing control and current sharing control method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116706830A (en) |
-
2023
- 2023-05-18 CN CN202310561985.4A patent/CN116706830A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8531851B2 (en) | Start-up circuit and method thereof | |
CN113110694B (en) | Low dropout regulator circuit with current surge suppression | |
US8242760B2 (en) | Constant-voltage circuit device | |
CN101562394B (en) | Soft start circuit used in monolithic integration switching-type regulator | |
US8502513B2 (en) | Voltage regulator | |
JP4790369B2 (en) | Inrush current slew control system and method | |
US20130049721A1 (en) | Linear Regulator and Control Circuit Thereof | |
CN109119969B (en) | Overvoltage protection method, step-down switching power supply and control circuit thereof | |
US20180041111A1 (en) | Circuit and Method for Overcurrent Control and Power Supply System Including the Same | |
JP2011061966A (en) | Voltage regulator | |
US9627962B2 (en) | Fast blocking switch | |
CN109062391B (en) | Power-on time sequence control circuit and electronic equipment | |
JP5491609B2 (en) | Power-on reset device and power-on reset method | |
JP2008033934A (en) | Method and device for adjusting reference | |
CN114928024A (en) | Hysteresis-adjustable over-temperature protection circuit and electronic equipment | |
CN114793060A (en) | Linear voltage regulator and power management chip | |
JP2007006670A (en) | Inrush current preventing circuit | |
CN116706830A (en) | Parallel protection circuit for current sharing control and current sharing control method | |
KR20150002131A (en) | Protection Circuit, Circuit Protection Method Using the same and Display Device | |
JP2005261102A (en) | Switching regulator | |
US20060034030A1 (en) | Surge delay for current limiter | |
US9436243B2 (en) | Circuit board and power source management system of circuit board | |
JP6718109B2 (en) | Overvoltage protection circuit and overvoltage protection control method | |
CN114204788A (en) | Power supply circuit | |
CA2423162C (en) | Power rectifier with power supply cut-off means |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |