CN116450179A - Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium - Google Patents
Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium Download PDFInfo
- Publication number
- CN116450179A CN116450179A CN202310414014.7A CN202310414014A CN116450179A CN 116450179 A CN116450179 A CN 116450179A CN 202310414014 A CN202310414014 A CN 202310414014A CN 116450179 A CN116450179 A CN 116450179A
- Authority
- CN
- China
- Prior art keywords
- target
- backboard
- core channel
- soft core
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 42
- 238000012216 screening Methods 0.000 claims abstract description 27
- 238000004590 computer program Methods 0.000 claims description 22
- 230000005669 field effect Effects 0.000 claims description 12
- 238000012545 processing Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 239000000725 suspension Substances 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000013473 artificial intelligence Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 101150005267 Add1 gene Proteins 0.000 description 1
- 101100108191 Vibrio parahaemolyticus serotype O3:K6 (strain RIMD 2210633) add gene Proteins 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Abstract
The application discloses a backboard online upgrading method, device, equipment and medium, and relates to the technical field of computers, wherein the method comprises the following steps: receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction; determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board; closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard; and closing the target hard core channel and opening the target soft core channel. When a plurality of identical backplanes exist in the same group of I2C BUS, the target backboard soft core address, the soft core channel and the hard core channel are switched in the scheme, so that backboard upgrading with low cost and low complexity can be realized.
Description
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a method, an apparatus, a device, and a medium for online upgrading a back plate.
Background
In the current server system, in order to realize diversity of hard disk storage configuration, a method of splicing multiple back boards based on a general server main board is generally utilized, so that a use scene that multiple back boards of the same type exist in one server device, and in order to achieve both operability and convenience of the code maintenance of a back board CPLD (Complex Programmable Logic Device, i.e., a complex programmable logic device), a situation that online upgrading of the back boards is required also occurs. The backboard CPLD often adopts an I2C (Inter-Integrated Circuit) BUS to realize online upgrade, but because the built-in I2C hard core of the CPLD cannot modify the I2C address of the chip through an external circuit after compiling, when a plurality of identical backboard are connected under the same group of I2C BUS, the I2C address conflict is caused, and the online upgrade of the CPLD cannot be realized.
In order to solve the address conflict problem, one of the related technologies is to hang each backboard under different I2CBUS, which can increase the complexity of design if more backboard is needed I2C BUS; another is to hang multiple backplanes under the same group of I2C BUS, adding I2C Switch chips on the motherboard, but the motherboard space is very limited, which necessarily increases the cost.
In summary, how to implement low-cost and low-complexity backplane upgrade when there are multiple identical backplanes in the same group of I2C BUS is a problem to be solved in the art.
Disclosure of Invention
Accordingly, the present invention is directed to a method, apparatus, device and medium for upgrading a back board on line, which can upgrade a back board with low cost and low complexity when a plurality of same back boards are stored in the same group of I2C BUS. The specific scheme is as follows:
in a first aspect, the present application discloses a method for online upgrading a back plate, including:
receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction;
determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board;
closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard;
and closing the target hard core channel and opening the target soft core channel.
Optionally, the receiving the online upgrade instruction and screening out the target backboard soft core address corresponding to the online upgrade instruction includes:
determining potential states of corresponding preset pins in the backboard by using the backboard sequence numbers, so as to determine soft core addresses of the backboard through the potential states;
and receiving an online upgrading instruction, and screening out a target backboard soft core address corresponding to the online upgrading instruction from the soft core addresses of the backboard.
Optionally, the determining, by using the serial number of the backplane, the potential state of each preset pin in the corresponding backplane includes:
constructing each backboard based on a complex programmable logic device, and determining backboard serial numbers corresponding to each backboard;
and determining the potential state of each preset pin in the corresponding backboard by using the backboard sequence number.
Optionally, the determining, from the soft core channel and the hard core channel connected to the motherboard, the target soft core channel and the target hard core channel corresponding to the target backplane soft core address includes:
determining a target soft core channel corresponding to the target backboard soft core address from soft core channels connected with a main board;
and determining a target hard core channel corresponding to the target soft core channel from hard core channels connected with the main board.
Optionally, before closing the target soft core channel and opening the target hard core channel, the method further includes:
establishing a register for controlling a soft-core channel switch;
correspondingly, the closing the target soft core channel and opening the target hard core channel includes:
and sending a preset closing instruction corresponding to the target soft core channel to the register, so that when a target backboard corresponding to the target soft core channel detects that the preset closing instruction is received in the register, a preset switching signal in the register is placed at high potential, and a field effect transistor in the register is started, so that the target soft core channel is closed, and the target hard core channel is started.
Optionally, the closing the target hard core channel and opening the target soft core channel includes:
and sending a preset opening instruction corresponding to the target soft core channel to the register so as to place the preset switching signal at a low potential and close the field effect tube when the target backboard detects that the preset opening instruction is received in the register, so that the target soft core channel is opened and the target hard core channel is closed.
Optionally, before receiving the online upgrade instruction and screening out the target backboard soft core address corresponding to the online upgrade instruction, the method further includes:
and connecting the connector of the main board with the connectors of the back boards by using a preset cable.
In a second aspect, the application discloses a backplate online upgrade device, including:
the soft core address screening module is used for receiving the online upgrading instruction and screening out a target backboard soft core address corresponding to the online upgrading instruction;
the channel determining module is used for determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from the soft core channel and the hard core channel connected with the main board;
the backboard upgrading module is used for closing the target soft core channel and opening the target hard core channel so as to upgrade the target backboard corresponding to the online upgrading instruction through the target hard core channel to obtain an upgraded backboard;
and the channel switching module is used for closing the target hard core channel and opening the target soft core channel.
In a third aspect, the present application discloses an electronic device comprising:
a memory for storing a computer program;
and the processor is used for executing the computer program to realize the steps of the back plate online upgrading method disclosed above.
In a fourth aspect, the present application discloses a computer-readable storage medium for storing a computer program; the method comprises the steps of a back plate online upgrading method, wherein the computer program is executed by a processor.
The beneficial effects of the application are that: receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction; determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board; closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard; and closing the target hard core channel and opening the target soft core channel. Therefore, the soft core address has the characteristic that the soft core address can be modified after compiling, namely the soft core address can have the characteristic of uniqueness, so that the application can utilize the target soft core address to lock the corresponding target soft core channel and the target hard core channel, and after the soft core channel and the hard core channel are switched, the target backboard corresponding to the online upgrading instruction can be further upgraded, and an additional I2C BUS and I2C Switch chip are not required to be added to distinguish each backboard, so that backboard upgrading with low cost and low complexity can be realized through the application even when a plurality of identical backboard exist in the same group of I2C BUS.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings may be obtained according to the provided drawings without inventive effort to a person skilled in the art.
FIG. 1 is a flow chart of a method for online upgrading of a back plate disclosed in the present application;
FIG. 2 is a block diagram of a specific hardware circuit disclosed herein;
FIG. 3 is a flowchart of a specific method for online upgrade of a back plate disclosed in the present application;
fig. 4 is a schematic structural diagram of an online backboard upgrading device disclosed in the present application;
fig. 5 is a block diagram of an electronic device disclosed in the present application.
Detailed Description
The following description of the technical solutions in the embodiments of the present application will be made clearly and completely with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In the current server system, in order to realize diversity of hard disk storage configuration, a method of splicing a plurality of backplates based on a general server main board is generally utilized, so that a use scene that a plurality of backplates of the same type exist in one server device can also appear, and in order to consider operability and convenience of backplate CPLD code maintenance, a situation that online upgrading of the backplates is required can also appear. The backboard CPLD often adopts the I2C BUS to realize online upgrade, but because the built-in I2C hard core of the CPLD cannot modify the I2C address of the chip through an external circuit after compiling, when a plurality of identical backboard are connected under the same group of I2C BUS, the I2C address conflict is caused, and the online upgrade of the CPLD cannot be realized.
In order to solve the address conflict problem, one of the related technologies is to hang each backboard under different I2CBUS, which can increase the complexity of design if more backboard is needed I2C BUS; another is to hang multiple backplanes under the same group of I2C BUS, adding I2C Switch chips on the motherboard, but the motherboard space is very limited, which necessarily increases the cost.
Therefore, the online backboard upgrading scheme is correspondingly provided, and when a plurality of identical backboard are stored in the same group of I2C BUS, backboard upgrading with low cost and low complexity can be realized.
Referring to fig. 1, an embodiment of the present application discloses an online upgrade apparatus for a back plate, including:
step S11: and receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction.
In this embodiment, before receiving the online upgrade instruction and screening the target backboard soft core address corresponding to the online upgrade instruction, the method further includes: and connecting the connector of the main board with the connectors of the back boards by using a preset cable. For example, in a specific hardware circuit block diagram shown in fig. 2, there are 4 identical backplanes, namely, a backplane 1, a backplane 2, a backplane 3, and a backplane 4, respectively, and the connectors (Intelligent Platform Management Bus, i.e., IPMB) of the motherboard and the connectors (IPMB) of the respective backplanes are connected by using a preset cable, and each backplane includes a hard core channel and a soft core channel formed by a hard core I2C and a soft core I2C, for example, the motherboard connector signal and the backplane connector signal may be determined in the following table:
list one
In this embodiment, the receiving the online upgrade instruction and screening the target backboard soft core address corresponding to the online upgrade instruction includes: determining potential states of corresponding preset pins in the backboard by using the backboard sequence numbers, so as to determine soft core addresses of the backboard through the potential states; and receiving an online upgrading instruction, and screening out a target backboard soft core address corresponding to the online upgrading instruction from the soft core addresses of the backboard. The potential states of each preset PIN (Add 0, add1 PIN) in the corresponding backboard are determined according to the backboard serial number, the potential states are two types of grounding states and suspension states, as in fig. 2, 4 identical backboard are contained, the potential states of Add0, add1PIN of the backboard 1 are respectively grounding and grounding, the potential states of Add0, add1PIN of the backboard 2 are respectively grounding and suspension, the potential states of Add0, add1PIN of the backboard 3 are respectively suspension and grounding, the potential states of Add0, add1PIN of the backboard 4 are respectively suspension and suspension, and different values are given to different level states, for example suspension is 1, grounding is 0, and the soft core address of each backboard is determined according to the potential states, as shown in the following table:
watch II
| Add0 | Add1 | Soft core address | |
| Backboard 1 | Ground 0 | Ground 0 | 0xC8 |
| Backboard 2 | Ground 0 | Suspended 1 | 0xCA |
| Backboard 3 | Suspended 1 | Ground 0 | 0xCC |
| Backboard 4 | Suspended 1 | Suspended 1 | 0xCE |
In this embodiment, determining the potential state of each preset pin in the corresponding back plate by using the back plate serial number includes: constructing each backboard based on a complex programmable logic device, and determining backboard serial numbers corresponding to each backboard; and determining the potential state of each preset pin in the corresponding backboard by using the backboard sequence number. It will be appreciated that the address to be burned must be a hard core address, i.e. a hard core I2C address, and once compiled, the hard core addresses of the same back plane cannot be modified, so when there are multiple identical back planes in the same group of I2C BUS, the target back plane to be upgraded cannot be determined based on the hard core address, for which purpose it is necessary to have a unique address in multiple identical back planes of the same group of I2C BUS to determine the target back plane, and therefore, the back plane serial numbers should be unique in multiple identical back planes of the same group of I2C BUS, so that their corresponding soft core addresses are unique in the same back plane, i.e. the soft core addresses of multiple identical back planes of the same group of I2C BUS are all different, and the soft core addresses may also be modified to be unique in all the soft core addresses of all back planes, i.e. the soft core addresses of all back planes are different.
Step S12: and determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from the soft core channel and the hard core channel connected with the main board.
After the target backboard soft core address corresponding to the online upgrading instruction is determined, the corresponding target soft core channel can be determined, and then the target hard core channel corresponding to the target soft core channel is determined, so that the backboard updated through the target hard core channel subsequently is the target backboard corresponding to the online upgrading instruction. Therefore, the embodiment can be modified to have unique characteristics by using the soft core address, so that the purpose of upgrading the backboard can be achieved without increasing the cost and the complexity.
Step S13: and closing the target soft core channel, and opening the target hard core channel so as to upgrade the target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard.
It should be noted that, by default, the main board I2C BUS is connected to the soft core I2C channel of the back board CPLD, and the hard core I2C channel is in an off state, so after determining the target soft core channel and the target hard core channel, the target soft core channel needs to be closed, and the target hard core channel needs to be opened, that is, the soft core channel needs to be switched, so that the target back board corresponding to the online upgrade instruction can be upgraded through the target hard core channel.
Step S14: and closing the target hard core channel and opening the target soft core channel.
In this embodiment, after the target backboard is upgraded, the target hard core channel needs to be closed, and the target soft core channel needs to be opened, so that the other backboard can be upgraded continuously. The embodiment can reduce the space burden of the main board and the material cost, and realizes the online upgrading of a plurality of backboard CPLDs of the same type under the same group of I2C BUS under the condition of no I2C Switch chip.
The beneficial effects of the application are that: receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction; determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board; closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard; and closing the target hard core channel and opening the target soft core channel. Therefore, the soft core address has the characteristic that the soft core address can be modified after compiling, namely the soft core address can have the characteristic of uniqueness, so that the application can utilize the target soft core address to lock the corresponding target soft core channel and the target hard core channel, and after the soft core channel and the hard core channel are switched, the target backboard corresponding to the online upgrading instruction can be further upgraded, and an additional I2C BUS and I2C Switch chip are not required to be added to distinguish each backboard, so that backboard upgrading with low cost and low complexity can be realized through the application even when a plurality of identical backboard exist in the same group of I2C BUS.
Referring to fig. 3, an embodiment of the present application discloses a specific method for online upgrading a back plate, including:
step S21: and receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction.
The more specific working procedure of the above step S21 may refer to the corresponding content disclosed in the foregoing embodiment, and will not be described herein.
Step S22: and determining a target soft core channel corresponding to the target backboard soft core address from soft core channels connected with the main board.
In this embodiment, the backplane soft core addresses of the respective backplanes may be modified to be different in advance, that is, the backplane soft core addresses have uniqueness, so that the corresponding target soft core channels may be determined based on the unique target backplane soft core addresses.
Step S23: and determining a target hard core channel corresponding to the target soft core channel from hard core channels connected with the main board.
Because each backplane CPID contains a soft core channel and a hard core channel, when a soft core channel is determined, the corresponding hard core channel can be determined.
Step S24: and closing the target soft core channel, and opening the target hard core channel so as to upgrade the target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard.
In this embodiment, before closing the target soft core channel and opening the target hard core channel, the method further includes: establishing a register for controlling a soft-core channel switch; correspondingly, the closing the target soft core channel and opening the target hard core channel includes: and sending a preset closing instruction corresponding to the target soft core channel to the register, so that when a target backboard corresponding to the target soft core channel detects that the preset closing instruction is received in the register, a preset switching signal in the register is placed at high potential, and a field effect transistor in the register is started, so that the target soft core channel is closed, and the target hard core channel is started. In order to realize soft and hard core channel switching, a register 0xAA may be defined in the soft core I2C to control the switching of the soft core channel, when the target soft core channel needs to be closed, a preset closing instruction corresponding to the target soft core channel is written into the register 0xAA, for example, the preset closing instruction is 0x01, so when the target backboard detects that the register 0xAA has been written into the register 0x01, a preset switching signal i2c_en in the register 0xAA is placed at a high potential, and a field effect transistor (MOS transistor) in the register 0xAA is turned on, so that the main board I2C BUS and the target hard core I2C channel are communicated.
Step S25: and closing the target hard core channel and opening the target soft core channel.
In this embodiment, the closing the target hard core channel and opening the target soft core channel includes: and sending a preset opening instruction corresponding to the target soft core channel to the register so as to place the preset switching signal at a low potential and close the field effect tube when the target backboard detects that the preset opening instruction is received in the register, so that the target soft core channel is opened and the target hard core channel is closed. It can be understood that the target soft core channel needs to be closed and the target hard core channel is opened before upgrading, that is, the preset switching signal i2c_en in the register 0xAA is set to a high potential, and the field effect transistor in the register 0xAA is opened, so that the target backboard needs to close the target hard core channel and open the target soft core channel after upgrading.
Therefore, the soft core address has the characteristic that the soft core address can be modified after compiling, namely the soft core address can have the characteristic of uniqueness, so that the application utilizes the target soft core address to lock the corresponding target soft core channel and the target hard core channel, and after the soft core channel and the hard core channel are switched, the target backboard corresponding to the online upgrading instruction can be further upgraded, the space burden of a mainboard can be reduced, the material cost is reduced, and the online upgrading of a plurality of backboard CPLDs of the same type under the same group of I2C BUS is realized most simply under the condition of no I2C Switch chip.
Referring to fig. 4, an embodiment of the present application discloses an online upgrade apparatus for a back plate, including:
the soft core address screening module 11 is used for receiving an online upgrade instruction and screening out a target backboard soft core address corresponding to the online upgrade instruction;
the channel determining module 12 is configured to determine a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a motherboard;
the backboard upgrading module 13 is used for closing the target soft core channel and opening the target hard core channel so as to upgrade the target backboard corresponding to the online upgrading instruction through the target hard core channel to obtain an upgraded backboard;
the channel switching module 14 is configured to close the target hard core channel and open the target soft core channel.
The beneficial effects of the application are that: receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction; determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board; closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard; and closing the target hard core channel and opening the target soft core channel. Therefore, the soft core address has the characteristic that the soft core address can be modified after compiling, namely the soft core address can have the characteristic of uniqueness, so that the application can utilize the target soft core address to lock the corresponding target soft core channel and the target hard core channel, and after the soft core channel and the hard core channel are switched, the target backboard corresponding to the online upgrading instruction can be further upgraded, and an additional I2C BUS and I2C Switch chip are not required to be added to distinguish each backboard, so that backboard upgrading with low cost and low complexity can be realized through the application even when a plurality of identical backboard exist in the same group of I2C BUS.
In some embodiments, the soft-core address screening module 11 includes:
the soft core address determining submodule is used for determining potential states of corresponding preset pins in the backboard by utilizing backboard sequence numbers so as to determine soft core addresses of the backboard through the potential states;
and the target soft core address determining unit is used for receiving the online upgrading instruction and screening out the target backboard soft core address corresponding to the online upgrading instruction from the soft core addresses of the backboard.
In some embodiments, the soft core address determination submodule includes:
the backboard sequence number determining unit is used for building each backboard based on the complex programmable logic device and determining backboard sequence numbers corresponding to the backboard;
and the potential state determining unit is used for determining the potential state of each preset pin in the corresponding backboard by utilizing the backboard sequence number.
In some embodiments, the channel determination module 12 includes:
the soft core channel determining unit is used for determining a target soft core channel corresponding to the target backboard soft core address from soft core channels connected with the main board;
and the hard core channel determining unit is used for determining a target hard core channel corresponding to the target soft core channel from hard core channels connected with the main board.
In some specific embodiments, the device for online upgrading of a back plate further includes:
a register establishing unit for establishing a register for controlling the soft core channel switch;
in some embodiments, the backplane upgrade module 13 includes:
and the first channel switching unit is used for sending a preset closing instruction corresponding to the target soft core channel to the register, so that when the target backboard corresponding to the target soft core channel detects that the preset closing instruction is received in the register, the preset closing signal in the register is placed at high potential, and the field effect transistor in the register is started, so that the target soft core channel is closed, and the target hard core channel is started.
In some embodiments, the channel switching module 14 includes:
and the second channel switching unit is used for sending a preset opening instruction corresponding to the target soft core channel to the register so as to place the preset closing signal at a low potential and close the field effect tube when the target backboard detects that the preset opening instruction is received in the register, so that the target soft core channel is opened and the target hard core channel is closed.
In some specific embodiments, the device for online upgrading of a back plate further includes:
and the connecting unit is used for connecting the connector of the main board with the connectors of the back boards by using a preset cable.
Further, the embodiment of the application also provides electronic equipment. Fig. 5 is a block diagram of an electronic device 20, according to an exemplary embodiment, and the contents of the diagram should not be construed as limiting the scope of use of the present application in any way.
Fig. 5 is a schematic structural diagram of an electronic device according to an embodiment of the present application. Specifically, the method comprises the following steps: at least one processor 21, at least one memory 22, a power supply 23, a communication interface 24, an input output interface 25, and a communication bus 26. Wherein the memory 22 is used for storing a computer program, which is loaded and executed by the processor 21 for realizing the following steps:
receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction;
determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board;
closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard;
and closing the target hard core channel and opening the target soft core channel.
In some embodiments, the processor may specifically implement the following steps by executing the computer program stored in the memory:
determining potential states of corresponding preset pins in the backboard by using the backboard sequence numbers, so as to determine soft core addresses of the backboard through the potential states;
and receiving an online upgrading instruction, and screening out a target backboard soft core address corresponding to the online upgrading instruction from the soft core addresses of the backboard.
In some embodiments, the processor may specifically implement the following steps by executing the computer program stored in the memory:
constructing each backboard based on a complex programmable logic device, and determining backboard serial numbers corresponding to each backboard;
and determining the potential state of each preset pin in the corresponding backboard by using the backboard sequence number.
In some embodiments, the processor may specifically implement the following steps by executing the computer program stored in the memory:
determining a target soft core channel corresponding to the target backboard soft core address from soft core channels connected with a main board;
and determining a target hard core channel corresponding to the target soft core channel from hard core channels connected with the main board.
In some embodiments, the processor may specifically implement the following steps by executing the computer program stored in the memory:
establishing a register for controlling a soft-core channel switch;
correspondingly, the closing the target soft core channel and opening the target hard core channel includes:
and sending a preset closing instruction corresponding to the target soft core channel to the register, so that when a target backboard corresponding to the target soft core channel detects that the preset closing instruction is received in the register, a preset switching signal in the register is placed at high potential, and a field effect transistor in the register is started, so that the target soft core channel is closed, and the target hard core channel is started.
In some embodiments, the processor may specifically implement the following steps by executing the computer program stored in the memory:
and sending a preset opening instruction corresponding to the target soft core channel to the register so as to place the preset switching signal at a low potential and close the field effect tube when the target backboard detects that the preset opening instruction is received in the register, so that the target soft core channel is opened and the target hard core channel is closed.
In some embodiments, the processor may further include the following steps by executing the computer program stored in the memory:
and connecting the connector of the main board with the connectors of the back boards by using a preset cable.
In this embodiment, the power supply 23 is configured to provide an operating voltage for each hardware device on the electronic device; the communication interface 24 can create a data transmission channel between the electronic device and an external device, and the communication protocol to be followed is any communication protocol applicable to the technical solution of the present application, which is not specifically limited herein; the input/output interface 25 is used for acquiring external input data or outputting external output data, and the specific interface type thereof may be selected according to the specific application requirement, which is not limited herein.
Processor 21 may include one or more processing cores, such as a 4-core processor, an 8-core processor, etc. The processor 21 may be implemented in at least one hardware form of DSP (Digital Signal Processing ), FPGA (Field-Programmable Gate Array, field programmable gate array), PLA (Programmable Logic Array ). The processor 21 may also comprise a main processor, which is a processor for processing data in an awake state, also called CPU (Central Processing Unit ); a coprocessor is a low-power processor for processing data in a standby state. In some embodiments, the processor 21 may integrate a GPU (Graphics Processing Unit, image processor) for rendering and drawing of content required to be displayed by the display screen. In some embodiments, the processor 21 may also include an AI (Artificial Intelligence ) processor for processing computing operations related to machine learning.
The memory 22 may be a carrier for storing resources, such as a read-only memory, a random access memory, a magnetic disk, or an optical disk, and the resources stored thereon include an operating system 221, a computer program 222, and data 223, and the storage may be temporary storage or permanent storage.
The operating system 221 is used for managing and controlling various hardware devices on the electronic device and the computer program 222, so as to implement the operation and processing of the processor 21 on the mass data 223 in the memory 22, which may be Windows, unix, linux. The computer program 222 may further include a computer program that can be used to perform other specific tasks in addition to the computer program that can be used to perform the backboard online upgrade method performed by the electronic device disclosed in any of the foregoing embodiments. The data 223 may include, in addition to data received by the electronic device and transmitted by the external device, data collected by the input/output interface 25 itself, and so on.
Further, the embodiment of the application also discloses a computer readable storage medium, wherein the storage medium stores a computer program, and when the computer program is loaded and executed by a processor, the method steps executed in the online upgrading process of the backboard disclosed in any embodiment are realized.
Finally, it is further noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The method, the device, the equipment and the medium for online upgrading the backboard provided by the invention are described in detail, and specific examples are applied to the description of the principle and the implementation mode of the invention, and the description of the examples is only used for helping to understand the method and the core idea of the invention; meanwhile, as those skilled in the art will have variations in the specific embodiments and application scope in accordance with the ideas of the present invention, the present description should not be construed as limiting the present invention in view of the above.
Claims (10)
1. The on-line backboard upgrading method is characterized by comprising the following steps of:
receiving an online upgrade instruction, and screening out a target backboard soft core address corresponding to the online upgrade instruction;
determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from a soft core channel and a hard core channel connected with a main board;
closing the target soft core channel, and opening the target hard core channel so as to upgrade a target backboard corresponding to the online upgrade instruction through the target hard core channel to obtain an upgraded backboard;
and closing the target hard core channel and opening the target soft core channel.
2. The method for online upgrading a backboard according to claim 1, wherein the steps of receiving an online upgrading instruction and screening out a target backboard soft core address corresponding to the online upgrading instruction include:
determining potential states of corresponding preset pins in the backboard by using the backboard sequence numbers, so as to determine soft core addresses of the backboard through the potential states;
and receiving an online upgrading instruction, and screening out a target backboard soft core address corresponding to the online upgrading instruction from the soft core addresses of the backboard.
3. The method for online upgrading a back board according to claim 2, wherein determining the potential state of each preset pin in the corresponding back board by using the back board serial number comprises:
constructing each backboard based on a complex programmable logic device, and determining backboard serial numbers corresponding to each backboard;
and determining the potential state of each preset pin in the corresponding backboard by using the backboard sequence number.
4. The method for online upgrading a backplane according to claim 1, wherein determining a target soft core channel and a target hard core channel corresponding to the target backplane soft core address from a soft core channel and a hard core channel connected with a motherboard comprises:
determining a target soft core channel corresponding to the target backboard soft core address from soft core channels connected with a main board;
and determining a target hard core channel corresponding to the target soft core channel from hard core channels connected with the main board.
5. The method for online upgrade of a back plane according to claim 1, wherein before the target soft core channel is closed and the target hard core channel is opened, further comprising:
establishing a register for controlling a soft-core channel switch;
correspondingly, the closing the target soft core channel and opening the target hard core channel includes:
and sending a preset closing instruction corresponding to the target soft core channel to the register, so that when a target backboard corresponding to the target soft core channel detects that the preset closing instruction is received in the register, a preset switching signal in the register is placed at high potential, and a field effect transistor in the register is started, so that the target soft core channel is closed, and the target hard core channel is started.
6. The method for online upgrade of a backplane according to claim 5, wherein the closing the target hard core channel and opening the target soft core channel comprises:
and sending a preset opening instruction corresponding to the target soft core channel to the register so as to place the preset switching signal at a low potential and close the field effect tube when the target backboard detects that the preset opening instruction is received in the register, so that the target soft core channel is opened and the target hard core channel is closed.
7. The method for online upgrading a backplane according to any one of claims 1 to 6, wherein before receiving an online upgrade instruction and screening out a target backplane soft core address corresponding to the online upgrade instruction, the method further comprises:
and connecting the connector of the main board with the connectors of the back boards by using a preset cable.
8. An online upgrading device for a backboard, comprising:
the soft core address screening module is used for receiving the online upgrading instruction and screening out a target backboard soft core address corresponding to the online upgrading instruction;
the channel determining module is used for determining a target soft core channel and a target hard core channel corresponding to the target backboard soft core address from the soft core channel and the hard core channel connected with the main board;
the backboard upgrading module is used for closing the target soft core channel and opening the target hard core channel so as to upgrade the target backboard corresponding to the online upgrading instruction through the target hard core channel to obtain an upgraded backboard;
and the channel switching module is used for closing the target hard core channel and opening the target soft core channel.
9. An electronic device, comprising:
a memory for storing a computer program;
a processor for executing the computer program to implement the steps of the backboard online upgrade method according to any one of claims 1 to 7.
10. A computer-readable storage medium storing a computer program; wherein the computer program when executed by a processor implements the steps of the backboard online upgrade method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310414014.7A CN116450179A (en) | 2023-04-13 | 2023-04-13 | Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310414014.7A CN116450179A (en) | 2023-04-13 | 2023-04-13 | Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116450179A true CN116450179A (en) | 2023-07-18 |
Family
ID=87119745
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310414014.7A Pending CN116450179A (en) | 2023-04-13 | 2023-04-13 | Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116450179A (en) |
-
2023
- 2023-04-13 CN CN202310414014.7A patent/CN116450179A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8913379B2 (en) | Telecommunications chassis having mezzanine card interfaces | |
| US10289424B2 (en) | System and method for loading and populating system inventory data in an event driven model | |
| CN115562738B (en) | Port configuration method, component and hard disk expansion device | |
| US11308002B2 (en) | Systems and methods for detecting expected user intervention across multiple blades during a keyboard, video, and mouse (KVM) session | |
| CN116450179A (en) | Backboard online upgrading method, backboard online upgrading device, backboard online upgrading equipment and backboard online upgrading medium | |
| US7111160B1 (en) | Method and apparatus for using a development port for boot up | |
| CN114185720B (en) | Method, device, equipment and storage medium for dynamic hot backup of server | |
| CN115129643A (en) | Method, device, equipment and storage medium for improving transmission bandwidth between BMC and CMC | |
| CN112860595B (en) | PCI (peripheral component interconnect express) equipment or PCIE (peripheral component interconnect express) equipment, data access method and related assembly | |
| CN115543246A (en) | BMC and server | |
| CN113971019A (en) | Data type creating method, device, server and medium | |
| CN111737181A (en) | Heterogeneous processing equipment, system, port configuration method, device and storage medium | |
| US11604745B1 (en) | Self-describing in-situ determination of link parameters | |
| CN216249194U (en) | Low-cost digital screen upgrading control circuit and device based on Type-C interface | |
| US11983054B2 (en) | Systems and methods for granular and scalable subsystem power controls, fault handling, and field-replaceable unit isolation in a modular architecture | |
| CN115113711B (en) | Method, system, equipment and medium for designing IO (input/output) board serving multiple mainboards | |
| CN115834369A (en) | Server network configuration method and system | |
| CN116521601A (en) | Universal serial bus link optimization method, device, equipment and medium | |
| CN116719543A (en) | Firmware upgrading method, system and device of storage server and storage medium | |
| CN116521481A (en) | Mainboard temperature monitoring method, device, equipment and medium | |
| CN115695061A (en) | NCSI communication system, method, device and medium | |
| CN113535213A (en) | Firmware updating method and system for programmable logic device | |
| CN115237234A (en) | Method, device, equipment and medium for supporting intelligent network cards of different models | |
| CN115905083A (en) | Hard disk lighting device, method, system, computer equipment and storage medium | |
| CN114637504A (en) | Data adaptation method, device, equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |