CN116386541B - Display driving circuit, display driving method and display panel - Google Patents

Display driving circuit, display driving method and display panel Download PDF

Info

Publication number
CN116386541B
CN116386541B CN202310655155.8A CN202310655155A CN116386541B CN 116386541 B CN116386541 B CN 116386541B CN 202310655155 A CN202310655155 A CN 202310655155A CN 116386541 B CN116386541 B CN 116386541B
Authority
CN
China
Prior art keywords
transistor
unit
signal line
control signal
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202310655155.8A
Other languages
Chinese (zh)
Other versions
CN116386541A (en
Inventor
蒲洋
叶利丹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN202310655155.8A priority Critical patent/CN116386541B/en
Publication of CN116386541A publication Critical patent/CN116386541A/en
Application granted granted Critical
Publication of CN116386541B publication Critical patent/CN116386541B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
    • Y02B20/30—Semiconductor lamps, e.g. solid state lamps [SSL] light emitting diodes [LED] or organic LED [OLED]

Abstract

The application belongs to the field of display, and in particular relates to a display driving circuit, a display driving method and a display panel. In the method, the write threshold voltage compensation threshold voltage does not need data voltage to participate, the compensation time is not limited by the scanning time, and display unevenness caused by insufficient compensation of the threshold voltage can be eliminated.

Description

Display driving circuit, display driving method and display panel
Technical Field
The application belongs to the field of display, and particularly relates to a display driving circuit, a display driving method and a display panel.
Background
An OLED (Organic Light-Emitting Diode) display panel has advantages of self-luminescence, flexibility, thin thickness, high brightness, low power consumption, fast response, wide color gamut, etc., and is widely used in electronic products such as televisions, mobile phones, notebooks, etc.
The driving mode of the organic light emitting diode is current driving. The display driving circuit comprises a driving transistor, and the opening degree of the driving transistor determines the current of the organic light emitting diode, so as to determine the brightness of the organic light emitting diode. Since there is a difference in threshold voltage (Vth) of different driving transistors, the display driving circuit needs to compensate for the threshold voltage in order to eliminate display unevenness caused by the difference in threshold voltage.
Currently, the display driving circuits compensate the threshold voltage by using the data signal. However, the refresh rate of the OLED display panel is higher and higher, and the scanning time per frame is shorter and shorter. The data signal is used for compensating the threshold voltage, the compensation time is limited by the scanning time, and the threshold voltage cannot be sufficiently compensated, so that the display panel is non-uniform.
Disclosure of Invention
The invention provides a display driving circuit, a display driving method and a display panel, so as to improve the problem of uneven display of the display panel.
In order to achieve the above object, the present application provides a display driving circuit, including a first transistor, the control end of the first transistor is connected with the data line, the first end of the first transistor is connected with the power high voltage end, the second end of the first transistor is connected with the power low voltage end through the display light emitting unit, the display driving circuit further includes:
the storage unit is connected with the control end and the first end of the first transistor and is used for storing the data voltage output by the data line and the threshold voltage of the first transistor;
the reset unit is connected with the storage unit and is used for resetting the storage unit in response to a control signal line signal;
the compensation unit is connected with the storage unit and is used for responding to the control signal line signal to write the threshold voltage into the storage unit;
a data writing unit connected to the memory unit for writing the data voltage to the memory unit in response to a scan line signal;
and the light-emitting control unit is connected with the first transistor and the display light-emitting unit and is used for responding to the control signal line signal to conduct the first transistor and the display light-emitting unit.
Optionally, the storage unit includes a first capacitor and a second capacitor, the first capacitor is connected with a control end of the first transistor through a first node, the first capacitor is connected with the second capacitor through a second node, the control signal line includes a first light emitting control signal line, the second capacitor is connected with the first light emitting control signal line, the first capacitor is used for storing the data voltage and the threshold voltage, and the second capacitor is used for balancing charges of the first capacitor.
Optionally, the control signal line includes a second light emitting control signal line, the compensation unit includes a second transistor, a control end of the second transistor is connected to the second light emitting control signal line, a first end of the second transistor is connected to the compensation signal line, and a second end of the second transistor is connected to the second node.
Optionally, the capacitance of the second capacitor is larger than the capacitance of the first capacitor.
Optionally, the display light emitting unit is connected with the light emitting control unit through a third node, the second transistor sequentially passes through the third node, the first transistor is connected with the second node, the voltage of the compensation signal line is greater than the voltage of the low-voltage end of the power supply, the voltage difference between the voltage of the compensation signal line and the voltage of the low-voltage end of the power supply is smaller than the light emitting voltage of the display light emitting unit, and the second transistor is further used for responding to the signal of the second light emitting control signal line to reset the display light emitting unit.
Optionally, the reset unit includes a third transistor and a fourth transistor, the control signal line includes a second light emission control signal line, a control end of the third transistor is connected to the second light emission control signal line, a first end of the third transistor is connected to the power high voltage end, a second end of the third transistor is connected to the first node, a control end of the fourth transistor is connected to the first light emission control signal line, a first end of the fourth transistor is connected to the power high voltage end, and a second end of the fourth transistor is connected to the second node.
Optionally, the data writing unit includes a fifth transistor, a control end of the fifth transistor is connected to the scan line, a first end of the fifth transistor is connected to the data line, and a second end of the fifth transistor is connected to the first node.
Optionally, the light emission control unit includes a sixth transistor, the control signal line includes a first light emission control signal line, a control end of the sixth transistor is connected to the first light emission control signal line, a first end of the sixth transistor is connected to the first transistor, and a second end of the sixth transistor is connected to the display light emitting unit.
The application also provides a display driving method for driving the display driving circuit, the display driving method comprising:
in a reset stage, the reset unit is controlled to reset the memory unit through the control signal line;
in a compensation stage, controlling the compensation unit through the control signal line, and writing the threshold voltage into the storage unit;
in a data writing stage, controlling the data writing unit through the scanning line, and writing the data voltage into the storage unit;
in the light emitting stage, the light emitting control unit is controlled by the control signal line to turn on the first transistor and the display light emitting unit.
The application also provides a display panel, comprising:
the display driving circuit;
and the display light-emitting unit is connected with the light-emitting control unit of the display driving circuit.
The display driving circuit, the display driving method and the display panel disclosed by the application have the following beneficial effects:
in the application, the control end of the first transistor is connected with the data line, the first end of the first transistor is connected with the high-voltage end of the power supply, the second end of the first transistor is connected with the low-voltage end of the power supply through the display lighting unit, the storage unit is connected with the control end and the first end of the first transistor, the reset unit is used for resetting the storage unit in response to a control signal line signal, the compensation unit is used for writing the threshold voltage into the storage unit in response to a control signal line signal, the data writing unit is used for writing the data voltage into the storage unit in response to a scanning line signal, the lighting control unit is used for switching on the first transistor and the display lighting unit in response to the control signal line signal, the writing threshold voltage compensation threshold voltage drift is completed before the writing of the data voltage and does not need the participation of the data voltage, the compensation time is not limited by the scanning time, the threshold voltage can be prevented from being fully compensated, and the display non-uniformity problem of the display panel is improved.
Other features and advantages of the present application will be apparent from the following detailed description, or may be learned in part by the practice of the application.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the disclosure.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the application and together with the description, serve to explain the principles of the application. It is apparent that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained from these drawings without inventive effort for a person of ordinary skill in the art.
Fig. 1 is a schematic diagram of a display driving circuit according to a first embodiment of the present application.
Fig. 2 is a timing diagram of a display driving circuit according to a first embodiment of the present application.
Fig. 3 is a schematic diagram of the driving circuit in fig. 1 in a reset phase.
Fig. 4 is a schematic diagram of the driving circuit in fig. 1 in a compensation phase.
Fig. 5 is a schematic diagram of the driving circuit shown in fig. 1 in a data writing stage.
Fig. 6 is a schematic diagram of the driving circuit in fig. 1 in a light emitting stage.
Fig. 7 is a flowchart of a display driving method in the second embodiment of the present application.
Fig. 8 is a schematic structural diagram of a display panel in a third embodiment of the present application.
Reference numerals illustrate:
100. a display driving circuit; 110. a first transistor; 120. a storage unit; 121. a first capacitor; 122. a second capacitor; 130. a reset unit; 131. a third transistor; 132. a fourth transistor; 140. a compensation unit; 141. a second transistor; 150. a data writing unit; 151. a fifth transistor; 160. a light emission control unit; 161. a sixth transistor;
210. a scanning line; 220. a data line; 231. a first light emission control signal line; 232. a second light emission control signal line; 240. a compensation signal line; 250. a power supply high voltage end; 260. a power supply low voltage end;
300. the light emitting unit is displayed.
Detailed Description
Example embodiments will now be described more fully with reference to the accompanying drawings. However, the exemplary embodiments may be embodied in many forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the example embodiments to those skilled in the art.
Furthermore, the described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments. In the following description, numerous specific details are provided to give a thorough understanding of embodiments of the present application. One skilled in the relevant art will recognize, however, that the aspects of the application can be practiced without one or more of the specific details, or with other methods, components, devices, steps, etc. In other instances, well-known methods, devices, implementations, or operations are not shown or described in detail to avoid obscuring aspects of the application.
The present application is further described in detail below with reference to the drawings and specific examples. It should be noted that the technical features of the embodiments of the present application described below may be combined with each other as long as they do not collide with each other. The embodiments described below by referring to the drawings are exemplary and intended for the purpose of explaining the present application and are not to be construed as limiting the present application.
Example 1
Referring to fig. 1, the display driving circuit in this embodiment includes a first transistor 110, a control terminal of the first transistor 110 is connected to the data line 220, a first terminal of the first transistor 110 is connected to the power high voltage terminal 250, and a second terminal of the first transistor 110 is connected to the power low voltage terminal 260 through the display light emitting unit 300. The first transistor 110 may be a P-type transistor, and the control terminal, the first terminal, and the second terminal of the first transistor 110 may be a gate, a source, and a drain, respectively. The power high voltage terminal 250 is at Vdd and the power low voltage terminal 260 is at Vss. The display light emitting unit 300 includes an organic light emitting diode. The display panel includes a plurality of display driving circuits and a plurality of display light emitting units 300, and the display driving circuits and the display light emitting units 300 are connected in one-to-one correspondence.
The display driving circuit further includes a storage unit 120, a reset unit 130, a compensation unit 140, a data writing unit 150, and a light emission control unit 160. The memory cell 120 is connected to the control terminal and the first terminal of the first transistor 110, and is used for storing the data voltage Vdata output by the data line 220 and the threshold voltage Vth of the first transistor 110. The reset unit 130 is connected to the memory unit 120, and is configured to reset the memory unit 120 in response to a control signal line signal. The compensation unit 140 is connected to the memory unit 120 for writing the threshold voltage Vth to the memory unit 120 in response to a control signal line signal. The data writing unit 150 is connected to the memory unit 120, and is configured to write the data voltage Vdata into the memory unit 120 in response to the scan signal Gate of the scan line 210. The light emission control unit 160 is connected to the first transistor 110 and the display light emitting unit 300, and is configured to turn on the first transistor 110 and the display light emitting unit 300 in response to a control signal line signal.
Referring to fig. 2, in the reset period T1, the reset unit 130 resets the memory unit 120 in response to the control signal line signal, in the compensation period T2, the compensation unit 140 writes the threshold voltage Vth of the first transistor 110 to the memory unit 120 in response to the control signal line signal to compensate for display non-uniformity caused by threshold voltage drift, in the data writing period T3, the data writing unit 150 writes the data voltage Vdata to the memory unit 120 in response to the scan line 210 signal, and in the light emitting period T4, the light emission control unit 160 turns on the first transistor 110 and the display light emitting unit 300 in response to the control signal line signal to make the driving current pass through the display light emitting unit 300, and the display light emitting unit 300 emits light.
The first transistor 110 is a driving transistor, and the first transistor 110 controls the brightness of the display light emitting unit 300 through a driving circuit of the display light emitting unit 300. Because of the manufacturing difference and threshold voltage drift of the first transistor 110, the threshold voltage Vth of the first transistor 110 in different display driving circuits is different, and in order to eliminate the display non-uniformity caused by the threshold voltage difference, the display driving circuit needs to compensate the threshold voltage.
In this embodiment, the control terminal of the first transistor 110 is connected to the data line 220, the first terminal of the first transistor 110 is connected to the high voltage terminal 250, the second terminal of the first transistor 110 is connected to the low voltage terminal 260 through the display lighting unit 300, the memory unit 120 is connected to the control terminal and the first terminal of the first transistor 110, the reset unit 130 is used for resetting the memory unit 120 in response to the control signal line signal, the compensation unit 140 is used for writing the threshold voltage Vth into the memory unit 120 in response to the control signal line signal, the data writing unit 150 is used for writing the data voltage Vdata into the memory unit 120 in response to the scan line 210 signal, the lighting control unit 160 is used for turning on the first transistor 110 and the display lighting unit 300 in response to the control signal line signal, the writing of the threshold voltage Vth compensation threshold voltage drift is completed before the writing of the data voltage and the data voltage Vdata is not needed, the compensation time is not limited by the scanning time, the threshold voltage Vth can be prevented from being sufficiently compensated, and the display non-uniformity problem of the display panel is improved.
Referring to fig. 1, the memory cell 120 includes a first capacitor 121 and a second capacitor 122, the first capacitor 121 and a control terminal of the first transistor 110 are connected through a first node a, the first capacitor 121 and the second capacitor 122 are connected through a second node B, the control signal line includes a first light emitting control signal line 231, the first light emitting control signal line 231 outputs a first light emitting control signal EM1, the second capacitor 122 is connected with the first light emitting control signal line 231, the first capacitor 121 is used for storing a data voltage Vdata and a threshold voltage Vth, and the second capacitor 122 is used for balancing charges of the first capacitor 121.
The first capacitor 121 is used for storing the data voltage Vdata and the threshold voltage Vth, the second capacitor 122 is used for balancing the charges of the first capacitor 121, and the driving circuit of the display light emitting unit 300 is controlled by the capacitances of the first capacitor 121 and the second capacitor 122, so that display non-uniformity caused by the difference of the threshold voltages Vth is eliminated.
Referring to fig. 1 to 3, the control signal line includes a second light emission control signal line 232, and the second light emission control signal line 232 outputs a second light emission control signal EM2. The reset unit 130 includes a third transistor 131 and a fourth transistor 132. A control terminal of the third transistor 131 is connected to the second light emission control signal line 232, a first terminal of the third transistor 131 is connected to the power high voltage terminal 250, and a second terminal of the third transistor 131 is connected to the first node a. The control terminal of the fourth transistor 132 is connected to the first light emitting control signal line 231, the first terminal of the fourth transistor 132 is connected to the power high voltage terminal 250, and the second terminal of the fourth transistor 132 is connected to the second node B.
The third transistor 131 and the fourth transistor 132 may be P-type transistors, and the control terminal, the first terminal, and the second terminal of the third transistor 131 and the fourth transistor 132 may be gates, sources, and drains thereof, respectively.
In the reset phase T1, the first light emission control signal EM1 and the second light emission control signal EM2 are both at a low potential, and the scan signal Gate is at a high potential. The third transistor 131 and the fourth transistor 132 are turned on, and the data writing unit 150 is turned off. Both the first node a and the second node B are charged to Vdd by the power supply high voltage terminal 250, i.e. both the control terminal and the first terminal of the first transistor 110 are charged to Vdd. The source-gate voltage difference Vsg of the first transistor 110 is:
Vsg=V B -V A =0<|Vth|
wherein V is A For the first node A voltage, V B Is the second node B voltage.
That is, in the reset phase T1, the first capacitor 121 stores the charge cleared, and the first transistor 110 is in the off state. As shown in fig. 3, the first transistor 110 crosses over to indicate that the first transistor 110 is in an off state.
In the reset phase T1, the first light emission control signal EM1 and the second light emission control signal EM2 are both at low potential, the third transistor 131 and the fourth transistor 132 are turned on, the stored charge of the first capacitor 121 is cleared, and the reset of the first capacitor 121 is completed, so that the influence of the residual charge of the first capacitor 121 on the next frame display is avoided. The first transistor 110 is in an off state, and current is prevented from flowing from the first transistor 110 to the display light emitting unit 300.
Referring to fig. 1, 2 and 4, the compensation unit 140 includes a second transistor 141, a control terminal of the second transistor 141 is connected to the second light emitting control signal line 232, a first terminal of the second transistor 141 is connected to the compensation signal line 240, and a second terminal of the second transistor 141 is connected to the second node B. The compensation signal line 240 outputs a voltage Vini. The second transistor 141 is a P-type transistor, and its control terminal, first terminal and second terminal may be a gate, a source and a drain, respectively.
In the compensation period T2, the second light emission control signal EM2 is kept at a low potential, the scan signal Gate is kept at a high potential, and the first light emission control signal EM1 is shifted from a low potential Vgl to a high potential Vgh. The second transistor 141 and the third transistor 131 are turned on, and the fourth transistor 132, the data writing unit 150, and the light emission control unit 160 are turned off. The second capacitor 122 is connected to the first light emitting control signal line 231 and converts the voltage from Vgl to high voltage Vgh, and the voltage V of the second node B is based on the principle of charge conservation and capacitive coupling B The method comprises the following steps:
V B =Vdd+（Vgh-Vgl）×C2/(C2+C1)
wherein, C1 is the capacitance of the first capacitor 121, and C2 is the capacitance of the second capacitor 122.
For the first transistor 110, its source-gate voltage difference Vsg is:
Vsg=V B -V A =（Vgh-Vgl）×2/(C2+C1)
setting the low potential Vgl, the high potential Vgh, the capacitance C1 of the first capacitor 121, and the capacitance C2 of the second capacitor 122 can make the source-gate voltage difference Vsg of the first transistor 110 larger than the absolute value |vth| of the threshold voltage, so that the first transistor 110 is turned into an on state. Since the first transistor 110 is turned on, the compensation signal line 240 voltage Vini charges the second node B until vsg=v B -V A The first transistor 110 is turned off again at the time of= |vth4| and the second node B voltage V B The method comprises the following steps:
V B =V A +|Vth4|=Vdd+|Vth|
that is, the second transistor 141 writes the threshold voltage Vth in the first capacitor 121 under the control of the second light emission control signal line 232.
In the compensation phase T2, the second transistor 141 writes the threshold voltage Vth into the first capacitor 121 under the control of the second light emission control signal line 232, the data voltage Vdata is not used for compensating the threshold voltage Vth, the compensation time is not limited by the scan time, and the problem of display non-uniformity caused by insufficient compensation of the threshold voltage Vth is eliminated. Meanwhile, the compensation time is not limited by the scanning time, and the multi-row display driving circuit can compensate at the same time so as to prolong the compensation time.
In some embodiments, the display light emitting unit 300 and the light emission control unit 160 are connected through a third node C, and the second transistor 141 is connected to the second node B through the third node C, the first transistor 110 in sequence. The voltage of the compensation signal line 240 is greater than the voltage of the power low voltage terminal 260, and the voltage difference between the voltage of the compensation signal line 240 and the voltage of the power low voltage terminal 260 is less than the light emitting voltage of the display light emitting unit 300. Illustratively, the offset signal line 240 voltage is less than 1V from the voltage at the low voltage terminal 260 of the power supply. The second transistor 141 is also used to reset the display light emitting unit 300 in response to the second light emission control signal line 232 signal.
In the reset phase T1, the first light emission control signal EM1 and the second light emission control signal EM2 are both at a low potential, and the scan signal Gate is at a high potential. The third transistor 131 and the fourth transistor 132 are turned on, the data writing unit 150 is turned off, and the light emission control unit 160 is turned on. The second transistor 141 is turned on and the compensation signal line 240 voltage Vini is written into the third node C. Since the voltage of the compensation signal line 240 is greater than the voltage of the power low voltage terminal 260 and the voltage difference between the voltage of the compensation signal line 240 and the voltage of the power low voltage terminal 260 is less than the light emitting voltage of the display light emitting unit 300, a current flows through the display light emitting unit 300 but the display light emitting unit 300 does not emit light, thereby completing the initialization of the display light emitting unit 300.
In the reset phase T1, the second light emission control signal EM2 controls the second transistor 141 to be turned on, and the voltage Vini of the compensation signal line 240 is written into the third node C, so that current flows through the display light emitting unit 300, and the reset of the display light emitting unit 300 is completed, thereby eliminating display non-uniformity caused by different states of different display light emitting units 300.
Referring to fig. 1, 2 and 5, the data writing unit 150 includes a fifth transistor 151, a control terminal of the fifth transistor 151 is connected to the scan line 210, a first terminal of the fifth transistor 151 is connected to the data line 220, and a second terminal of the fifth transistor 151 is connected to the first node a. The fifth transistor 151 is a P-type transistor, and its control terminal, first terminal and second terminal may be a gate, source and drain, respectively.
In the data writing stage T3, the scan signal Gate is at a low potential, and the first light emission control signal EM1 and the second light emission control signal EM2 are both at a high potential. The fifth transistor 151 is turned on, and the second transistor 141, the third transistor 131, the fourth transistor 132, and the light emission control unit 160 are turned off.
After the fifth transistor 151 is turned on, the first node A is charged to the data voltage Vdata by the data line 220, the voltage of the first node A is changed to Vdata-Vdd, the voltage of the second node B is also changed according to the principles of charge conservation and capacitive coupling, and the voltage of the second node B is V B The method comprises the following steps:
V B =Vdd+|Vth4|+（Vdata-Vdd）×C1/（C1+C2）
for the first transistor 110, its source-gate voltage difference Vsg is:
Vsg=VB-VA=(Vdd-Vdata)×C2/(C1+C2)+|Vth4|
the power high voltage terminal 250 voltage Vdd is greater than the data voltage Vdata, the source-gate voltage difference Vsg is greater than the absolute value of the threshold voltage |vth|, and the first transistor 110 is turned on. Meanwhile, since the light emission control unit 160 and the second transistor 141 are turned off, the first transistor 110 is turned on without affecting the display light emission unit 300.
Referring to fig. 1, 2 and 6, the light emission control unit 160 includes a sixth transistor 161, a control terminal of the sixth transistor 161 is connected to the first light emission control signal line 231, a first terminal of the sixth transistor 161 is connected to the second terminal of the first transistor 110 through a third node C, and a second terminal of the sixth transistor 161 is connected to the display light emission unit 300. The sixth transistor 161 is a P-type transistor, and the control terminal, the first terminal and the second terminal thereof may be a gate, a source and a drain thereof, respectively.
In the light emitting period T4, the first light emitting control signal EM1 is at a low potential, the scan signal Gate and the second light emitting control signal EM2 are at a high potential, the third transistor 131, the fifth transistor 151, the second transistor 141 are turned off, and the fourth transistor 132, the sixth transistor 161 are turned on. The first transistor 110 is in an on state, so that current flows through the fourth transistor 132, the first transistor 110, and the sixth transistor 161 through the display light emitting unit 300, the display light emitting unit 300 starts to emit light, and the current flowing through the display light emitting unit 300 is controlled by the first transistor 110. The current I of the display light emitting unit 300 is:
I=1/2×k×(（Vdd-Vdata）×C2/(C1+C2)) 2
the current of the light emitting unit 300 is not affected by the threshold voltage Vth.
In some embodiments, the capacitance of the second capacitor 122 is greater than the capacitance of the first capacitor 121.
As can be seen from the current calculation formula of the display light emitting unit 300, the current of the display light emitting unit 300 is affected by the capacitance, the capacitance of the second capacitor 122 is larger than that of the first capacitor 121, and the larger the difference is, the larger the current of the display light emitting unit 300 is. The capacitance of the second capacitor 122 is larger than that of the first capacitor 121, so that the current of the display light emitting unit 300 can be increased, and the power consumption of the display panel can be reduced.
Note that the first transistor 110, the second transistor 141, the third transistor 131, the fourth transistor 132, the fifth transistor 151, and the sixth transistor 161 may be P-type transistors, but the present invention is not limited thereto, and the first transistor 110, the second transistor 141, the third transistor 131, the fourth transistor 132, the fifth transistor 151, and the sixth transistor 161 may be N-type transistors, as appropriate. When the first transistor 110, the second transistor 141, the third transistor 131, the fourth transistor 132, the fifth transistor 151, and the sixth transistor 161 are all N-type transistors, timings of the scan signal Gate, the first light emission control signal EM1, and the second light emission control signal EM2 can be adaptively adjusted.
Example two
The display driving method in this embodiment is used for driving the display driving circuit in the first embodiment, and as shown in fig. 7, the display driving method includes:
s100: in the reset phase T1, the reset unit 130 is controlled to reset the memory cell 120 through the control signal line;
s200: in the compensation phase T2, the compensation unit 140 is controlled by the control signal line to write the threshold voltage into the memory cell 120;
s300: in the data writing stage T3, the data writing unit 150 is controlled by the scan line 210 to write the data voltage into the memory cell 120;
s400: in the light emission period T4, the light emission control unit 160 is controlled through the control signal line, and the first transistor 110 and the display light emission unit 300 are turned on.
Specifically, the first transistor 110, the second transistor 141, the third transistor 131, the fourth transistor 132, the fifth transistor 151, and the sixth transistor 161 are P-type transistors, and the control signal line includes a first light emission control signal line 231 and a second light emission control signal line 232.
In the reset phase T1, the first light emission control signal EM1 and the second light emission control signal EM2 are both at a low potential, and the scan signal Gate is at a high potential. The third transistor 131, the fourth transistor 132, and the sixth transistor 161 are turned on, and the fifth transistor 151 is turned off. Both the control terminal and the first terminal of the first transistor 110 are charged to Vdd, the first capacitor 121 stores the charge cleared, and the first transistor 110 is in an off state. The second transistor 141 is turned on, the compensation signal line 240 voltage Vini is written into the third node C, and a current flows through the display light emitting unit 300 but the display light emitting unit 300 does not emit light, thereby completing the initialization of the display light emitting unit 300.
In the compensation period T2, the second light emission control signal EM2 is kept at a low potential, the scan signal Gate is kept at a high potential, and the first light emission control signal EM1 is shifted from a low potential Vgl to a high potential Vgh. The second transistor 141 and the third transistor 131 are turned on, and the fourth transistor 132, the fifth transistor 151, and the sixth transistor 161 are turned off. The first transistor 110 is turned on, the compensation signal line 240 is charged with the voltage Vini, and the threshold voltage Vth is written into the first capacitor 121.
In the data writing stage T3, the scan signal Gate is at a low potential, and the first light emission control signal EM1 and the second light emission control signal EM2 are both at a high potential. The fifth transistor 151 is turned on, and the second transistor 141, the third transistor 131, the fourth transistor 132, and the sixth transistor 161 are turned off. After the fifth transistor 151 is turned on, the data voltage Vdata of the data line 220 is written into the first capacitor 121.
In the light emitting period T4, the first light emitting control signal EM1 is at a low potential, the scan signal Gate and the second light emitting control signal EM2 are at a high potential, the third transistor 131, the fifth transistor 151, the second transistor 141 are turned off, and the fourth transistor 132, the sixth transistor 161 are turned on. The first transistor 110 is in an on state, so that current flows through the fourth transistor 132, the first transistor 110, and the sixth transistor 161 through the display light emitting unit 300, and the display light emitting unit 300 starts to emit light.
In the compensation phase T2, the second transistor 141 writes the threshold voltage Vth into the first capacitor 121 under the control of the second light emission control signal line 232, the data voltage Vdata is not used for compensating the threshold voltage Vth, the compensation time is not limited by the scanning time, and the problem of uneven display caused by insufficient compensation of the threshold voltage Vth is eliminated.
Example III
The display panel in this embodiment includes a display driving circuit 100 and a display light emitting unit 300, the display light emitting unit 300 is connected to the light emitting control unit 160 of the display driving circuit 100, and the display driving circuit 100 includes the display driving circuit 100 disclosed in the first embodiment.
In this embodiment, the display panel includes the display driving circuit 100, the control terminal of the first transistor 110 in the display driving circuit 100 is connected to the data line 220, the first terminal of the first transistor 110 is connected to the high voltage terminal 250, the second terminal of the first transistor 110 is connected to the low voltage terminal 260 through the display lighting unit 300, the storage unit 120 is connected to the control terminal and the first terminal of the first transistor 110, the reset unit 130 is used for resetting the storage unit 120 in response to the control signal line signal, the compensation unit 140 is used for writing the threshold voltage Vth into the storage unit 120 in response to the control signal line signal, the data writing unit 150 is used for writing the data voltage Vdata into the storage unit 120 in response to the scan line 210 signal, the lighting control unit 160 is used for turning on the first transistor 110 and the display lighting unit 300 in response to the control signal line signal, the writing of the threshold voltage Vth compensation threshold voltage drift is completed before the writing of the data voltage and the data voltage Vdata is not needed, the compensation time is not limited by the scan time, the problem that the threshold voltage Vth cannot be sufficiently compensated is avoided, and the display unevenness of the display panel is improved.
The terms "first," "second," and the like are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first", "a second", etc. may explicitly or implicitly include one or more such feature. In the description of the present application, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
In this application, unless explicitly stated and limited otherwise, the terms "mounted," "connected," and the like are to be construed broadly, and may be, for example, fixedly attached, detachably attached, or integrally formed; can be mechanically or electrically connected; can be directly connected or indirectly connected through an intermediate medium, and can be communicated with the inside of two elements or the interaction relationship of the two elements. The specific meaning of the terms in this application will be understood by those of ordinary skill in the art as the case may be.
In the description of the present specification, reference to the terms "some embodiments," "exemplary," and the like, means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present application. In this specification, schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, the different embodiments or examples described in this specification and the features of the different embodiments or examples may be combined and combined by those skilled in the art without contradiction.
While embodiments of the present application have been shown and described, it should be understood that the above embodiments are illustrative and not to be construed as limiting the application, and that variations, modifications, alternatives and variations may be made to the embodiments by one of ordinary skill in the art within the scope of the application, and therefore all changes and modifications that fall within the spirit and scope of the invention as defined by the claims and the specification of the application are intended to be covered thereby.

Claims (9)

1. The utility model provides a display drive circuit, includes first transistor, the control end and the data line of first transistor are connected, the first end and the power high voltage end of first transistor are connected, the second end of first transistor is connected with the power low voltage end through showing the light emitting unit, its characterized in that, display drive circuit still includes:
the storage unit is connected with the control end and the first end of the first transistor and is used for storing the data voltage output by the data line and the threshold voltage of the first transistor;
the reset unit is connected with the storage unit and is used for resetting the storage unit in response to a control signal line signal;
the compensation unit is connected with the storage unit and is used for responding to the control signal line signal to write the threshold voltage into the storage unit;
a data writing unit connected to the memory unit for writing the data voltage to the memory unit in response to a scan line signal;
a light emission control unit connected to the first transistor and the display light emission unit for turning on the first transistor and the display light emission unit in response to the control signal line signal;
the storage unit comprises a first capacitor and a second capacitor, the first capacitor is connected with a control end of the first transistor through a first node, the first capacitor is connected with the second capacitor through a second node, the control signal line comprises a first light emitting control signal line, the second capacitor is connected with the first light emitting control signal line, the first capacitor is used for storing data voltage and threshold voltage, and the second capacitor is used for balancing charges of the first capacitor.
2. The display driver circuit according to claim 1, wherein the control signal line includes a second light emission control signal line, wherein the compensation unit includes a second transistor, wherein a control terminal of the second transistor is connected to the second light emission control signal line, wherein a first terminal of the second transistor is connected to the compensation signal line, and wherein a second terminal of the second transistor is connected to the second node.
3. The display driver circuit according to claim 2, wherein a capacitance of the second capacitor is larger than a capacitance of the first capacitor.
4. The display driving circuit according to claim 2, wherein the display light emitting unit and the light emission control unit are connected through a third node, the second transistor is connected to the second node sequentially through the third node and the first transistor, the compensation signal line voltage is greater than the power supply low voltage terminal voltage, and a voltage difference between the compensation signal line voltage and the power supply low voltage terminal voltage is smaller than the light emission voltage of the display light emitting unit, and the second transistor is further configured to reset the display light emitting unit in response to the second light emission control signal line signal.
5. The display driver circuit according to claim 1, wherein the reset unit includes a third transistor and a fourth transistor, wherein the control signal line includes a second light emission control signal line, wherein a control terminal of the third transistor is connected to the second light emission control signal line, wherein a first terminal of the third transistor is connected to the power supply high voltage terminal, wherein a second terminal of the third transistor is connected to the first node, wherein a control terminal of the fourth transistor is connected to the first light emission control signal line, wherein a first terminal of the fourth transistor is connected to the power supply high voltage terminal, and wherein a second terminal of the fourth transistor is connected to the second node.
6. The display driving circuit according to claim 1, wherein the data writing unit includes a fifth transistor, a control terminal of the fifth transistor is connected to the scan line, a first terminal of the fifth transistor is connected to the data line, and a second terminal of the fifth transistor is connected to the first node.
7. The display driver circuit according to claim 1, wherein the light emission control unit includes a sixth transistor, wherein the control signal line includes a first light emission control signal line, wherein a control terminal of the sixth transistor is connected to the first light emission control signal line, wherein a first terminal of the sixth transistor is connected to the first transistor, and wherein a second terminal of the sixth transistor is connected to the display light emission unit.
8. A display driving method for driving the display driving circuit according to any one of claims 1 to 7, comprising:
in a reset stage, the reset unit is controlled to reset the memory unit through the control signal line;
in a compensation stage, controlling the compensation unit through the control signal line, and writing the threshold voltage into the storage unit;
in a data writing stage, controlling the data writing unit through the scanning line, and writing the data voltage into the storage unit;
in the light emitting stage, the light emitting control unit is controlled by the control signal line to turn on the first transistor and the display light emitting unit.
9. A display panel, comprising:
the display driving circuit according to any one of claims 1 to 7;
and the display light-emitting unit is connected with the light-emitting control unit of the display driving circuit.
CN202310655155.8A 2023-06-05 2023-06-05 Display driving circuit, display driving method and display panel Active CN116386541B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310655155.8A CN116386541B (en) 2023-06-05 2023-06-05 Display driving circuit, display driving method and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310655155.8A CN116386541B (en) 2023-06-05 2023-06-05 Display driving circuit, display driving method and display panel

Publications (2)

Publication Number Publication Date
CN116386541A CN116386541A (en) 2023-07-04
CN116386541B true CN116386541B (en) 2023-08-04

Family

ID=86963789

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310655155.8A Active CN116386541B (en) 2023-06-05 2023-06-05 Display driving circuit, display driving method and display panel

Country Status (1)

Country Link
CN (1) CN116386541B (en)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100703463B1 (en) * 2005-08-01 2007-04-03 삼성에스디아이 주식회사 Data Driving Circuit and Driving Method of Organic Light Emitting Display Using the same
KR101947163B1 (en) * 2012-02-10 2019-02-13 삼성디스플레이 주식회사 Organic light emitting diode display
CN105427803B (en) * 2016-01-04 2018-01-02 京东方科技集团股份有限公司 Pixel-driving circuit, method, display panel and display device
CN107424564B (en) * 2017-08-07 2020-09-04 北京大学深圳研究生院 Pixel device, driving method for pixel device, and display apparatus
CN110010072A (en) * 2018-01-05 2019-07-12 京东方科技集团股份有限公司 Pixel circuit and its driving method, display device
CN110335565B (en) * 2019-05-09 2021-03-16 京东方科技集团股份有限公司 Pixel circuit, driving method thereof and display device
CN110751923B (en) * 2019-11-28 2022-12-30 北京加益科技有限公司 Hybrid aging compensation method and device, electronic equipment and readable storage medium
CN111179820A (en) * 2020-03-12 2020-05-19 武汉华星光电半导体显示技术有限公司 Pixel circuit and display panel
CN115705823A (en) * 2021-08-05 2023-02-17 京东方科技集团股份有限公司 Pixel driving circuit, driving method thereof, display substrate and display device
CN114898694B (en) * 2022-05-19 2023-04-25 惠科股份有限公司 Pixel driving circuit and display device
CN115527492A (en) * 2022-08-16 2022-12-27 合肥京东方卓印科技有限公司 Display panel, display method thereof and display device

Also Published As

Publication number Publication date
CN116386541A (en) 2023-07-04

Similar Documents

Publication Publication Date Title
CN107424563B (en) Organic light emitting diode display device
CN103778889B (en) Organic light emitting diode circuit and driving method thereof
KR101760090B1 (en) Pixel and Organic Light Emitting Display Device Using the same
WO2018188390A1 (en) Pixel circuit and driving method therefor, and display device
US10692427B2 (en) Pixel and organic light emitting display device using the pixel
CN111613180A (en) AMOLED pixel compensation driving circuit and method and display panel
CN113192460A (en) Display panel and display device
WO2016045283A1 (en) Pixel driver circuit, method, display panel, and display device
CN109166528B (en) Pixel circuit and driving method thereof
US20110193855A1 (en) Pixel, display device, and driving method thereof
CN112102778B (en) Pixel circuit, driving method thereof, display substrate and display device
US20090219232A1 (en) Pixel and organic light emitting display device using the same
CN104409047A (en) Pixel driving circuit, pixel driving method and display device
US20120139890A1 (en) Organic light emitting display device
KR20140137504A (en) Pixel and Organic Light Emitting Display Device
US20130002340A1 (en) Stage circuit and scan driver using the same
KR20080032072A (en) Method and system for driving a light emitting device display
CN103578410A (en) Organic light emitting diode display device and method for driving the same
CN112509523B (en) Display panel, driving method and display device
KR20140076904A (en) Pixel and Organic Light Emitting Display Device Using the same
CN104167167A (en) Pixel circuit, driving method thereof and display apparatus
KR20180075054A (en) Organic light emitting diode display device
KR101689323B1 (en) Organic Light Emitting Display and Driving Method Thereof
KR20230001618A (en) Pixel and display device
US20230215381A1 (en) Gate driver circuit, display panel and display device including the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant