CN116381399A - Parallel PSU low-frequency impedance analysis method, terminal and storage medium - Google Patents
Parallel PSU low-frequency impedance analysis method, terminal and storage medium Download PDFInfo
- Publication number
- CN116381399A CN116381399A CN202211700236.7A CN202211700236A CN116381399A CN 116381399 A CN116381399 A CN 116381399A CN 202211700236 A CN202211700236 A CN 202211700236A CN 116381399 A CN116381399 A CN 116381399A
- Authority
- CN
- China
- Prior art keywords
- psu
- frequency
- low
- parallel
- frequency impedance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004458 analytical method Methods 0.000 title claims abstract description 56
- 229920002492 poly(sulfone) Polymers 0.000 claims abstract description 236
- 230000008878 coupling Effects 0.000 claims abstract description 55
- 238000010168 coupling process Methods 0.000 claims abstract description 55
- 238000005859 coupling reaction Methods 0.000 claims abstract description 55
- 238000000034 method Methods 0.000 claims abstract description 32
- 238000012546 transfer Methods 0.000 claims abstract description 29
- 230000000694 effects Effects 0.000 claims abstract description 5
- 230000006870 function Effects 0.000 claims description 35
- 230000001808 coupling effect Effects 0.000 claims description 10
- 230000002776 aggregation Effects 0.000 claims description 8
- 238000004220 aggregation Methods 0.000 claims description 8
- 238000004590 computer program Methods 0.000 claims description 6
- 238000012545 processing Methods 0.000 claims description 4
- 239000004973 liquid crystal related substance Substances 0.000 claims 2
- 230000008859 change Effects 0.000 abstract description 6
- 230000008569 process Effects 0.000 abstract description 2
- 238000006116 polymerization reaction Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 8
- 230000001629 suppression Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000002847 impedance measurement Methods 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/08—Locating faults in cables, transmission lines, or networks
- G01R31/088—Aspects of digital computing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/08—Locating faults in cables, transmission lines, or networks
- G01R31/081—Locating faults in cables, transmission lines, or networks according to type of conductors
- G01R31/086—Locating faults in cables, transmission lines, or networks according to type of conductors in power transmission or distribution networks, i.e. with interconnected conductors
Abstract
The embodiment of the invention relates to the technical field of power electronics and discloses a parallel PSU low-frequency impedance analysis method, a terminal and a storage medium. In the invention, a single PSU low-frequency impedance model is established according to the voltage change of a direct current side; establishing an input admittance transfer function of the n PSUs which are filtered by the coupling frequency effect and connected in parallel; equivalent polymerization is carried out to obtain n PSU parallel frequency coupling factors; and combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to perform low-frequency impedance analysis on the parallel PSU. The influence of disturbance sources is considered in the process of establishing the low-frequency impedance model, the influence of input admittance on the model in parallel connection is considered, the influence of frequency coupling after n PSUs are connected in parallel on the low-frequency impedance of the parallel PSU is considered, a more accurate low-frequency impedance analysis model of the parallel PSU can be obtained, the influence of more factors on the low-frequency impedance analysis of the parallel PSU is known, and the method has better applicability.
Description
Technical Field
The embodiment of the invention relates to the technical field of power electronics, in particular to a parallel PSU low-frequency impedance analysis method, a terminal and a storage medium.
Background
Reliable operation of a data center power system is a prerequisite for stability of the data center, in which a power distribution system consisting of a large number of power electronics is contained, with a very high concentration of power electrons. Because the equivalent impedance of the power distribution network of the data center is far higher than the impedance of a transmission line and a transformer substation for supplying power to the power distribution network, interaction between a power supply (power supply unit, PSU) of the data center and the power distribution network is caused, so that the problem of complex low-frequency resonance is easily caused, and the stable operation of a power supply system of the data center is directly influenced. In order to solve the above-described problems, the following two solutions have been proposed in the related art: 1. obtaining a multi-PSU parallel impedance model through an online impedance measurement technology, and predicting the stability and resonance frequency of the multi-PSU parallel system based on the model; 2. and assuming that a proportional relation exists between the two PSU equivalent impedances, establishing a double parallel PSU low-frequency impedance matrix model by an impedance analysis method.
The inventors found that there are at least the following problems in the related art: in the method 1, an impedance model is obtained through impedance measurement, so that the method cannot be used for researching the influence of a resonance mechanism and parameters of a multi-PSU parallel system, and an effective resonance inhibition method is difficult to provide; in the method 2, PSU and load equivalent impedance are required to be proportional in the impedance modeling process, so that the method has limitation in application and cannot be popularized to the impedance modeling of a multi-PSU parallel system.
Disclosure of Invention
The embodiment of the invention aims to provide a parallel PSU low-frequency impedance analysis method, a terminal and a storage medium, so that the influence of other factors in a circuit can be more considered when multi-PSU parallel low-frequency impedance analysis is performed, an effective resonance suppression method is conveniently provided, and the method has better applicability.
In order to solve the above technical problems, an embodiment of the present invention provides a method for analyzing low-frequency impedance of a parallel PSU, including:
establishing a single PSU low-frequency impedance model according to the direct-current side voltage variation; on the basis of a single PSU low-frequency impedance model, an input admittance transfer function of the parallel connection of n PSUs with the influence of the coupling frequency filtered is established through a kirchhoff current law; on the basis of a single PSU low-frequency impedance model, obtaining n PSU parallel frequency coupling factors through equivalent aggregation; combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and carrying out low-frequency impedance analysis on the parallel PSU; wherein n is a positive integer of 2 or more.
The embodiment of the invention also provides a terminal, which comprises: at least one processor; the method comprises the steps of,
a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform a parallel PSU low frequency impedance analysis method as described above.
The embodiment of the invention also provides a computer readable storage medium which stores a computer program, and the computer program realizes the parallel PSU low-frequency impedance analysis method when being executed by a processor.
In the embodiment of the invention, a single PSU low-frequency impedance model is established according to the voltage change of the direct current side; on the basis of a single PSU low-frequency impedance model, an input admittance transfer function of the parallel connection of n PSUs with the influence of the coupling frequency filtered is established through a kirchhoff current law; on the basis of a single PSU low-frequency impedance model, obtaining n PSU parallel frequency coupling factors through equivalent aggregation; combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and carrying out low-frequency impedance analysis on the parallel PSU; wherein n is a positive integer of 2 or more. Firstly, a single PSU low-frequency impedance model is built according to direct-current side voltage change, the influence of a disturbance source is considered when the single PSU low-frequency impedance model is built, then the influence of input admittance when in parallel connection is considered, finally the influence of frequency coupling after n PSUs are connected in parallel on the parallel PSU low-frequency impedance is considered, and when the parallel PSU low-frequency impedance model is built, triple influence factors are considered simultaneously, so that a more accurate parallel PSU low-frequency impedance analysis model can be obtained, the influence of more factors on parallel PSU low-frequency impedance analysis is clearly known, an effective resonance suppression method is conveniently provided, the relation among single PSUs is not limited, and better applicability is achieved.
Additionally, in one example, building a single PSU low frequency impedance model from dc side voltage variations includes:
establishing a single PSU low-frequency impedance model by using a first formula;
wherein Y is a (s) input admittance transfer function for a single PSU without regard to coupling frequency effects, Y c-2 (s) at f for a single PSU p Input voltage at frequency to f p -2f 1 Frequency input current function, Y c+2 (s -2 ) At f for a single PSU p -2f 1 Input current function of input voltage at frequency to disturbance frequency, Y a (s -2 ) At f for a single PSU p -2f 1 Input admittance transfer function at frequency irrespective of coupling frequency influence, Y s (s -2 ) At f p -2f 1 The equivalent admittance of a single PSU source side at frequency. By taking the direct-current side voltage into dynamic consideration when the single PSU low-frequency impedance model is built, more and more accurate information can be obtained in the obtained single PSU low-frequency impedance model, and analysis of the single PSU is facilitated.
Additionally, in one example, the frequency coupling factor includes:
wherein:disturbance current small signal component generated for coupling frequency, < ->Disturbance voltage small signal component generated for multiple PSU parallel input ports, Y ci+2 (s)、Y ci-2 (s) is the i (i=1, 2,3 … n) th PSU coupled frequency transfer function, Y ai (s -2 ) For the ith (i=1, 2,3 … n) PSU at frequency f when frequency coupling effects are not considered 1 -2f p Input admittance at Y g (s-2) is f 1 -2f p Admittance at frequency. By taking the influence of coupling factors generated by coupling in parallel on the analysis of the low-frequency impedance of the whole PSU in parallel into consideration in a circuit with a plurality of PSUs in parallel, a parallel PSU low-frequency impedance model can be more accurately builtThe method helps to improve the analysis precision when the low-frequency impedance analysis of the parallel PSU is performed.
Additionally, in one example, the parallel PSU low frequency impedance analysis method further includes:
processing the parallel PSU low-frequency impedance model through a kirchhoff current law to obtain a new single PSU low-frequency impedance model; the single PSU is subjected to a low frequency impedance analysis by a new single PSU low frequency impedance model. The new single PSU low-frequency impedance model is separated from the parallel PSU low-frequency impedance model established after the direct-current side voltage dynamic and frequency coupling are considered, and the parallel PSU low-frequency impedance model considers the direct-current side voltage dynamic and frequency coupling, so that the new single PSU low-frequency impedance which is more accurate than the original single PSU low-frequency impedance model can be obtained, the new single PSU low-frequency impedance model is more in line with the actual state, and the impedance analysis of the single PSU can be better facilitated.
Drawings
One or more embodiments are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which the figures of the drawings are not to be taken in a limiting sense, unless otherwise indicated.
FIG. 1 is a flow chart of a method of parallel PSU low frequency impedance analysis according to one embodiment of the present invention;
FIG. 2 is a schematic diagram showing the PSU composition in a method for analyzing low frequency impedance of PSUs in parallel according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of a parallel structure of multiple PSUs in a method for analyzing low frequency impedance of the PSUs in parallel according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a small signal model at a parallel disturbance frequency of multiple PSUs in a method for analyzing low frequency impedance of parallel PSUs according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a small signal model at multiple PSU parallel coupling frequencies in a parallel PSU low frequency impedance analysis method according to an embodiment of the present invention;
fig. 6 is a schematic view of a terminal structure according to another embodiment of the present invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the following detailed description of the embodiments of the present invention will be given with reference to the accompanying drawings. However, those of ordinary skill in the art will understand that in various embodiments of the present invention, numerous technical details have been set forth in order to provide a better understanding of the present application. However, the technical solutions claimed in the present application can be implemented without these technical details and with various changes and modifications based on the following embodiments. The following embodiments are divided for convenience of description, and should not be construed as limiting the specific implementation of the present invention, and the embodiments can be mutually combined and referred to without contradiction.
An embodiment of the invention relates to a parallel PSU low-frequency impedance analysis method which can be applied to a terminal system. In the embodiment, a single PSU low-frequency impedance model is established according to the direct-current side voltage variation; on the basis of a single PSU low-frequency impedance model, an input admittance transfer function of the parallel connection of n PSUs with the influence of the coupling frequency filtered is established through a kirchhoff current law; on the basis of a single PSU low-frequency impedance model, obtaining n PSU parallel frequency coupling factors through equivalent aggregation; combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and carrying out low-frequency impedance analysis on the parallel PSU; wherein n is a positive integer of 2 or more. Firstly, a single PSU low-frequency impedance model is built according to direct-current side voltage change, the influence of a disturbance source is considered when the single PSU low-frequency impedance model is built, then the influence of input admittance when in parallel connection is considered, finally the influence of frequency coupling after n PSUs are connected in parallel on the parallel PSU low-frequency impedance is considered, and when the parallel PSU low-frequency impedance model is built, triple influence factors are considered simultaneously, so that a more accurate parallel PSU low-frequency impedance analysis model can be obtained, the influence of more factors on parallel PSU low-frequency impedance analysis is clearly known, an effective resonance suppression method is conveniently provided, the relation among single PSUs is not limited, and better applicability is achieved. The implementation details of the parallel PSU low-frequency impedance analysis method of the present embodiment are specifically described below, and the following description is provided only for convenience of understanding, and is not necessary to implement the present embodiment.
As shown in fig. 1, in step 101, a single PSU low frequency impedance model is built according to the dc side voltage variation.
In one example, building a single PSU low frequency impedance model from dc side voltage variations includes: establishing a single PSU low-frequency impedance model by using a first formula;
the first formula is:wherein Y is a (s) input admittance transfer function for a single PSU without regard to coupling frequency effects, Y c-2 (s) at f for a single PSU p Input voltage at frequency to f p -2f 1 Frequency input current function, Y c+2 (s -2 ) At f for a single PSU p -2f 1 Input current function of input voltage at frequency to disturbance frequency, Y a (s -2 ) At f for a single PSU p -2f 1 Input admittance transfer function at frequency irrespective of coupling frequency influence, Y s (s -2 ) At f p -2f 1 The equivalent admittance of a single PSU source side at frequency. In practice, each PSU may consist of PFC and DC-DC converters, and fig. 2 is a schematic diagram of a single PSU structure. Since DC-DC is a constant power module, modeling a single PSU is primarily modeling a single PFC low frequency impedance. When modeling, a disturbance source is added on the alternating current side, the admittance from single PFC alternating current disturbance voltage to different frequencies of alternating current can be obtained,
wherein:for the input current small signal component, < >>Is the input voltage disturbance component. When considering the effects of source side impedance and dc side voltage dynamics, a complete single PFC input impedance model can be built with equations (1), (2) and (3) as:
wherein: at f p -2f 1 The equivalent admittance of a single PSU source side at frequency. By taking the direct-current side voltage into dynamic consideration when the single PSU low-frequency impedance model is built, more and more accurate information can be obtained in the obtained single PSU low-frequency impedance model, and analysis of the single PSU is facilitated.
In step 102, an input admittance transfer function of the parallel connection of n PSUs is established by kirchhoff current law on the basis of a single PSU low-frequency impedance model, wherein the influence of the coupling frequency is filtered.
In one example, the input admittance transfer function includes:
wherein: s is complex frequency, Y ai (s) is the frequency f of the ith PSU when the frequency coupling effects are filtered p Input admittance at i=1, 2,3 … n.
In step 103, on the basis of the single PSU low-frequency impedance model, n PSU parallel frequency coupling factors are obtained through equivalent aggregation.
wherein: (i=1, 2,3 … n) is a disturbance current small signal component generated by the coupling frequency, a disturbance voltage small signal component generated by the multi-PSU parallel input port, i (i=1, 2,3 … n) is an i (i=1, 2,3 … n) PSU coupling frequency transfer function, i (i=1, 2,3 … n) PSU is at the frequency f when the influence of frequency coupling is not considered 1 -2f p The input admittance at which Yg (s-2) is f 1 -2f p Admittance at frequency. By taking the influence of the coupling factor generated by coupling during parallel connection on the low-frequency impedance analysis of the whole parallel PSU into consideration in a circuit in which a plurality of PSUs are connected in parallel, a parallel PSU low-frequency impedance model can be established more accurately, and the accuracy of analysis is improved during the parallel PSU low-frequency impedance analysis. In a specific implementation, on the basis of a single PSU admittance model, a low-frequency impedance model with n PSU parallel connection is built through equivalent aggregation, and fig. 3 is a schematic diagram of n PSU parallel connection structures.
Further, the small signal model schematic diagram of the multi-PSU parallel disturbance frequency of fig. 4 can be obtained after the disturbance of the disturbance frequency is considered in fig. 3, and the small signal model schematic diagram of the multi-PSU parallel coupling frequency of fig. 5 can be obtained after the disturbance of the coupling frequency is considered in fig. 3. In fig. 4, the network side input current is:
in (5)The expression can be further obtained by the system model at the multi PSU parallel coupling frequency of fig. 5.
FIG. 5 at frequency f 1 -2f p The admittance model under the method is that,
the controlled current source between fig. 4 and 5, there is a relationship,
the relation between the two obtained by the formulas (6) and (7) is that,
combining (8), the admittance of the coupling frequency component under the disturbance frequency can be obtained through equivalent aggregation, namely the coupling factor is,
in step 104, combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and performing low-frequency impedance analysis on the parallel PSU; wherein n is a positive integer of 2 or more.
In one example, a parallel PSU low frequency impedance model includes:
wherein Y is ai (s -2 ) For the ith (i=1, 2,3 … n) PSU at frequency f when frequency coupling effects are not considered 1 -2f p Input admittance at Y g (s -2 ) Is f 1 -2f p Admittance at frequency; y is Y ai (s) is the frequency f of the ith PSU when the frequency coupling effects are filtered p Input admittance at i=1, 2,3 … n; y is Y ci+2 (s)、Y ci-2 (s) is the i (i=1, 2,3 … n) th PSU coupled frequency transfer function. In a specific implementation, the low frequency input impedance can be parallel connected with the PSU by the formulas (5) and (10) in the embodiment,
by establishing a single PSU low-frequency impedance model according to the voltage change of the direct current side, the influence of a disturbance source is considered when the single PSU low-frequency impedance model is established, then the influence of input admittance when in parallel connection is considered, finally the influence of frequency coupling after n PSUs are connected in parallel on the low-frequency impedance of the parallel PSU is considered, and when the parallel PSU low-frequency impedance model is established, triple influence factors are considered simultaneously, so that a more accurate parallel PSU low-frequency impedance analysis model can be obtained, the influence of more factors on the parallel PSU low-frequency impedance analysis is clearly known, an effective resonance suppression method is conveniently provided, the relation among single PSUs is not limited, and better applicability is achieved.
In step 105, after obtaining the parallel PSU low frequency impedance model, the method further includes: and judging whether the parallel PSU low-frequency impedance model is stable or not through a Nyquist stability criterion.
In one example, as shown in the formula (11), the multi-PSU parallel low-frequency impedance model is a single-input single-output model, and the stability of the system can be analyzed through the nyquist stability criterion, so that the complexity of stability analysis is effectively simplified.
In step 106, further includes: processing the parallel PSU low-frequency impedance model through a kirchhoff current law to obtain a new single PSU low-frequency impedance model; the single PSU is subjected to a low frequency impedance analysis by a new single PSU low frequency impedance model.
In one example, the new single PSU low frequency impedance model includes:
wherein: y is Y am (s) is the mth PSU at frequency f when the frequency coupling effect is not considered 1 -2f p Input admittance at Y cm+2 (s -2 ) For the mth PSU at f p Input voltage at frequency to f p -2f 1 The transfer function of the input current at frequency. In a specific implementation, in order to analyze the interaction existing between different PSUs in the multi-PSU parallel structure, an mth PSU parallel low-frequency impedance model in the multi-PSU parallel system is built. When the mth component influence is not contained, the formulas (7) and (8) can be rewritten as,
by combining (6), (12) and (13), the equivalent admittance of the coupling frequency component under the disturbance frequency can be obtained,
the mth PSU low frequency input impedance in the multi-PSU parallel can be given by (14),
the new single PSU low-frequency impedance model is separated from the parallel PSU low-frequency impedance model established after the direct-current side voltage dynamic and frequency coupling are considered, and the parallel PSU low-frequency impedance model considers the direct-current side voltage dynamic and frequency coupling, so that the new single PSU low-frequency impedance which is more accurate than the original single PSU low-frequency impedance model can be obtained, the new single PSU low-frequency impedance model is more in line with the actual state, and the impedance analysis of the single PSU can be better facilitated.
In the embodiment, a single PSU low-frequency impedance model is established according to the direct-current side voltage variation; on the basis of a single PSU low-frequency impedance model, an input admittance transfer function of the parallel connection of n PSUs with the influence of the coupling frequency filtered is established through a kirchhoff current law; on the basis of a single PSU low-frequency impedance model, obtaining n PSU parallel frequency coupling factors through equivalent aggregation; combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and carrying out low-frequency impedance analysis on the parallel PSU; wherein n is a positive integer of 2 or more. Firstly, a single PSU low-frequency impedance model is built according to direct-current side voltage change, the influence of a disturbance source is considered when the single PSU low-frequency impedance model is built, then the influence of input admittance when in parallel connection is considered, finally the influence of frequency coupling after n PSUs are connected in parallel on the parallel PSU low-frequency impedance is considered, and when the parallel PSU low-frequency impedance model is built, triple influence factors are considered simultaneously, so that a more accurate parallel PSU low-frequency impedance analysis model can be obtained, the influence of more factors on parallel PSU low-frequency impedance analysis is clearly known, an effective resonance suppression method is conveniently provided, the relation among single PSUs is not limited, and better applicability is achieved.
The above method is divided into steps, which are only for clarity of description, and may be combined into one step or split into multiple steps when implemented, so long as they include the same logic relationship, and they are all within the protection scope of this patent; it is within the scope of this patent to add insignificant modifications to the algorithm or flow or introduce insignificant designs, but not to alter the core design of its algorithm and flow.
Another embodiment of the present invention is directed to a terminal, as shown in fig. 6, comprising at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform a parallel PSU low frequency impedance analysis method as described above.
Where the memory and the processor are connected by a bus, the bus may comprise any number of interconnected buses and bridges, the buses connecting the various circuits of the one or more processors and the memory together. The bus may also connect various other circuits such as peripherals, voltage regulators, and power management circuits, which are well known in the art, and therefore, will not be described any further herein. The bus interface provides an interface between the bus and the transceiver. The transceiver may be one element or may be a plurality of elements, such as a plurality of receivers and transmitters, providing a means for communicating with various other apparatus over a transmission medium. The data processed by the processor is transmitted over the wireless medium via the antenna, which further receives the data and transmits the data to the processor.
The processor is responsible for managing the bus and general processing and may also provide various functions including timing, peripheral interfaces, voltage regulation, power management, and other control functions. And memory may be used to store data used by the processor in performing operations.
A sixth embodiment of the present invention relates to a computer-readable storage medium storing a computer program. The computer program implements the above-described method embodiments when executed by a processor.
That is, it will be understood by those skilled in the art that all or part of the steps in implementing the methods of the embodiments described above may be implemented by a program stored in a storage medium, where the program includes several instructions for causing a device (which may be a single-chip microcomputer, a chip or the like) or a processor (processor) to perform all or part of the steps in the methods of the embodiments described herein. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples of carrying out the invention and that various changes in form and details may be made therein without departing from the spirit and scope of the invention.
Claims (10)
1. A method of parallel PSU low frequency impedance analysis comprising:
establishing a single PSU low-frequency impedance model according to the direct-current side voltage variation;
on the basis of the single PSU low-frequency impedance model, an input admittance transfer function of the n PSUs which are filtered of the influence of the coupling frequency and connected in parallel is established through kirchhoff current law;
based on the single PSU low-frequency impedance model, obtaining n PSU parallel frequency coupling factors through equivalent aggregation;
combining the single PSU low-frequency impedance model, the input admittance transfer function and the frequency coupling factor to obtain a parallel PSU low-frequency impedance model, and carrying out low-frequency impedance analysis on the parallel PSU;
wherein n is a positive integer of 2 or more.
2. The method of parallel PSU low frequency impedance analysis according to claim 1, wherein said modeling individual PSU low frequency impedances from dc side voltage variations comprises:
establishing a single PSU low-frequency impedance model by using a first formula;
wherein Y is a (s) input admittance transfer function for a single PSU without regard to coupling frequency effects, Y c-2 (s) at f for a single PSU p Input voltage at frequency to f p -2f 1 Frequency input current function, Y c+2 (s -2 ) At f for a single PSU p -2f 1 Input current function of input voltage at frequency to disturbance frequency, Y a (s -2 ) At f for a single PSU p -2f 1 Input admittance transfer function at frequency irrespective of coupling frequency influence, Y s (s -2 ) At f p -2f 1 The equivalent admittance of a single PSU source side at frequency.
4. The method of parallel PSU low frequency impedance analysis of claim 1 wherein the frequency coupling factor comprises:
wherein:disturbance current small signal component generated for coupling frequency, < ->Disturbance voltage small signal component generated for multiple PSU parallel input ports, Y ci+2 (s)、Y ci-2 (s) is the i (i=1, 2,3 … n) th PSU coupled frequency transfer function, Y ai (s -2 ) To input admittance at frequencies f1-2fp for the ith (i=1, 2,3 … n) PSU without regard to frequency coupling effects, yg (s-2) is the admittance at frequencies f1-2 fp.
5. The parallel PSU low frequency impedance analysis method of claim 1, wherein the parallel PSU low frequency impedance model comprises:
wherein Y is ai (s -2 ) For the ith (i=1, 2,3 … n) PSU at frequency f when frequency coupling effects are not considered 1 -2f p Input admittance at Y g (s -2 ) Is f 1 -2f p Admittance at frequency; y is Y ai (s) is the frequency f of the ith PSU when the frequency coupling effects are filtered p Input admittance at i=1, 2,3 … n; y is Y ci+2 (s)、Y ci-2 (s) is the i (i=1, 2,3 … n) th PSU coupled frequency transfer function.
6. The method of parallel PSU low frequency impedance analysis of claim 5, further comprising, after the obtaining the parallel PSU low frequency impedance model:
and judging whether the parallel PSU low-frequency impedance model is stable or not through a Nyquist stability criterion.
7. The parallel PSU low frequency impedance analysis method of claim 1, further comprising:
processing the parallel PSU low-frequency impedance model through a kirchhoff current law to obtain a new single PSU low-frequency impedance model;
and carrying out low-frequency impedance analysis on the single PSU through the new single PSU low-frequency impedance model.
8. The parallel PSU low-frequency impedance analysis method of claim 7 wherein the new single PSU low-frequency impedance model comprises:
wherein: y is Y am (s) is the mth PSU at frequency f when the frequency coupling effect is not considered 1 -2f p Input admittance at Y cm+2 (s -2 ) For the mth PSU at f p Input voltage at frequency to f p -2f 1 The transfer function of the input current at frequency.
9. A terminal, comprising:
at least one processor; the method comprises the steps of,
a memory communicatively coupled to the at least one processor; wherein, the liquid crystal display device comprises a liquid crystal display device,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the parallel PSU low frequency impedance analysis method of any one of claims 1 to 8.
10. A computer readable storage medium storing a computer program, characterized in that the computer program, when executed by a processor, implements the parallel PSU low frequency impedance analysis method of any one of claims 1 to 8.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211700236.7A CN116381399A (en) | 2022-12-28 | 2022-12-28 | Parallel PSU low-frequency impedance analysis method, terminal and storage medium |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211700236.7A CN116381399A (en) | 2022-12-28 | 2022-12-28 | Parallel PSU low-frequency impedance analysis method, terminal and storage medium |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116381399A true CN116381399A (en) | 2023-07-04 |
Family
ID=86966197
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211700236.7A Pending CN116381399A (en) | 2022-12-28 | 2022-12-28 | Parallel PSU low-frequency impedance analysis method, terminal and storage medium |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116381399A (en) |
-
2022
- 2022-12-28 CN CN202211700236.7A patent/CN116381399A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9964980B2 (en) | Method and apparatus for optimal power flow with voltage stability for large-scale electric power systems | |
DE112009004875T5 (en) | Serving power control | |
US9760139B2 (en) | Method and system for power supply unit current sharing | |
US8448112B1 (en) | System, method, and computer program product for automatic power management verification | |
DE112007001056T5 (en) | PRO Chip Voltage Programming for Energy Efficient Integrated Circuit (IC) Operation | |
CN111211937B (en) | Method, device and system for testing stability of server link signals | |
CN109858828B (en) | Power distribution network fixed value automatic setting method and device and distribution network system | |
US20150355698A1 (en) | System and method for determining power loads | |
CN116381399A (en) | Parallel PSU low-frequency impedance analysis method, terminal and storage medium | |
CN116544999B (en) | Method, device, equipment and medium for determining installed capacity of energy storage system | |
US20140265599A1 (en) | Power Flow Analysis Method and Apparatus for Hybrid AC-DC Systems | |
CN112001786A (en) | Client credit card limit configuration method and device based on knowledge graph | |
CN116402638A (en) | Method, system, electronic equipment and medium for calculating line loss of transformer area | |
CN108416164A (en) | Network on three-dimensional chip temperature rebuilding system based on finite population temperature sensor | |
CA3097172C (en) | Methods and systems for evaluating and improving distribution-grid observability | |
CN112733348B (en) | Hybrid power grid probability calculation method and device based on polynomial and maximum entropy model | |
CN109698696A (en) | Clock division method, apparatus, system, system on chip and storage medium | |
CN112415306A (en) | Intelligent detection device for distribution automation equipment module | |
US11329900B1 (en) | Sequenced capacity deployment for WAN and datacenter networks | |
CN113645088B (en) | Automatic regulation method, system, device and medium for network card NCSI signal | |
US20230101901A1 (en) | Image detection method, electronic device, and storage medium | |
JPH09205731A (en) | Power system computing device | |
CN116126092A (en) | Clock supply method, system, server and storage medium | |
US10656701B2 (en) | Managing processor frequencies | |
CN116054139A (en) | Loss reduction method and device for active power distribution network, terminal and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |