CN116266162A - Cluster type storage system - Google Patents
Cluster type storage system Download PDFInfo
- Publication number
- CN116266162A CN116266162A CN202111550954.6A CN202111550954A CN116266162A CN 116266162 A CN116266162 A CN 116266162A CN 202111550954 A CN202111550954 A CN 202111550954A CN 116266162 A CN116266162 A CN 116266162A
- Authority
- CN
- China
- Prior art keywords
- bus
- read
- module
- parameter data
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004378 air conditioning Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
A cluster memory system comprises a first input/output module, a second input/output module, a plurality of first sensors, a plurality of second sensors, a first read-only memory, a second read-only memory, a first bus and a second bus. The first input/output module is used for reading the parameter data of the first read-only memory through the first bus and reading the states of the first sensors, the second input/output module is used for reading the parameter data of the second read-only memory through the second bus and reading the states of the second sensors, and when the first input/output module fails to read the parameter data of the first read-only memory through the first bus, the first input/output module reads the parameter data of the second read-only memory through the second bus.
Description
[ field of technology ]
The present invention relates to a storage system, and more particularly, to a clustered storage system.
[ background Art ]
Referring to fig. 1, the conventional cluster storage system includes a first Input/Output Module (IOM) 91, a second Input/Output Module 92, a plurality of first sensors 93 corresponding to the first Input/Output Module 91, a plurality of second sensors 94 corresponding to the second Input/Output Module 92, a first rom 95, a second rom 96, and a bus 97. The bus 97 electrically connects the first input/output module 91, the second input/output module 92, the first sensors 93, the second sensors 94, the first rom 95, and the second rom 96.
The first input/output module 91 and the second input/output module 92 can read the data of the first rom 95 and the second rom 96 and the states of the first sensor 93 and the second sensor 94 via the bus 97.
However, when the first i/o module 91 and the second i/o module 92 read the data of the first rom 95 at the same time, or when the first i/o module 91 reads the data of the first rom 95 and the second i/o module 92 reads the states of the first sensors 93 at the same time, the bus 97 collides, which results in failure of the first i/o module 91 and the second i/o module 92.
[ invention ]
The invention aims to provide a cluster storage system capable of ensuring the reliability of read data.
In order to solve the above technical problems, the clustered memory system of the present invention includes a first input/output module, a second input/output module, a plurality of first sensors, a plurality of second sensors, a first rom, a second rom, a first bus, and a second bus.
The first ROM and the second ROM store parameter data.
The first bus is electrically connected with the first input/output module, the first sensors, the second input/output module and the first read-only memory.
The second bus is electrically connected with the first input/output module, the second sensors and the second read-only memory.
The first input/output module is used for reading the parameter data of the first read-only memory and reading the states of the first sensors through the first bus.
The second input/output module is used for reading the parameter data of the second read-only memory and reading the states of the second sensors through the second bus.
When the first input/output module fails to read the parameter data of the first read-only memory through the first bus, the first input/output module reads the parameter data of the second read-only memory through the second bus.
Compared with the prior art, the first input/output module and the second input/output module respectively read the first read-only memory and the second read-only memory through the first bus and the second bus so as to reduce the occurrence of conflict, and when the first input/output module fails to read the parameter data of the first read-only memory through the first bus, the first input/output module exchanges buses so as to read the parameter data of the second read-only memory through the second bus, thereby ensuring the reliability of the read data.
[ description of the drawings ]
Other features and advantages of the present invention will become apparent from the following description of the embodiments with reference to the drawings, in which:
FIG. 1 is a block diagram illustrating a conventional clustered storage system; a kind of electronic device with high-pressure air-conditioning system
FIG. 2 is a block diagram illustrating one embodiment of a clustered memory system in accordance with the present invention.
[ detailed description ] of the invention
Before the present invention is described in detail, it should be noted that in the following description, like components are denoted by the same reference numerals.
Referring to fig. 2, a first embodiment of the clustered memory system of the present invention includes a first i/o module 11, a second i/o module 12, a plurality of first sensors 13 corresponding to the first i/o module 11, a plurality of second sensors 14 corresponding to the second i/o module 12, a first rom 15, a second rom 16, a first bus 17, and a second bus 18.
The first sensors 13 and the second sensors 14 are, for example, temperature sensors, voltage sensors, and current sensors.
The first rom 15 and the second rom 16 are, for example, electrically erasable-Erasable Programmable Read-Only Memory (EEPROM), and store a parameter data. The parameter data includes a plurality of important product data (vital product data VDP, VPD), such as a media access control address (Media Access Control Address, MAC address). It should be noted that the first rom 15 and the second rom 16 both store the same parameter data.
The first input/output module 11 is configured to read the parameter data of the first rom 15 and the states of the first sensors 13 via the first bus 17, and is configured to read the states of the second sensors 14 via the second bus 18.
The second input/output module 12 is configured to read the states of the first sensors 13 via the first bus 17, and is configured to read the parameter data of the second rom 16 and the states of the second sensors 14 via the second bus 18.
It should be noted that, in the present embodiment, the first i/o module 11 defaults to read the parameter data of the first rom 15 via the first bus 17, the second i/o module 12 defaults to read the parameter data of the second rom 16 via the second bus 18, so as to avoid the occurrence of a collision when the first i/o module 11 and the second i/o module 12 simultaneously read the same rom, but the parameter data of the first rom 15 is read by the first i/o module 11 via the first bus 17, and the state of the first sensors 13 is also collided when the second i/o module 12 reads the state of the first sensors 13 via the first bus 17.
When the first i/o module 11 fails to read the parameter data of the first rom 15 via the first bus 17, the first i/o module 11 determines whether the number of reads is greater than a threshold, and when the number of reads is not greater than the threshold, the first i/o module 11 re-reads the parameter data of the first rom 15; when the number of readings is greater than the threshold, the first i/o module 11 reads the parameter data of the second rom 16 via the second bus 18.
It should be noted that, if the first i/o module 11 still fails to read the parameter data of the second rom 16 via the second bus 18, and the number of times of reading is greater than the threshold value, the first i/o module 11 reads the parameter data of the first rom 15 via the first bus 17, and the first i/o module 11 continuously replaces the bus until the parameter data is read.
It should be noted that, in other embodiments, when the first i/o module 11 fails to read the parameter data of the first rom 15, the first i/o module 11 can directly read the parameter data of the second rom 16 via the second bus 18, but not limited to
In summary, in the cluster memory system of the present invention, the first input/output module 11 and the second input/output module 12 respectively read the first rom 15 and the second rom 16 through the first bus 17 and the second bus 18 to reduce the occurrence of collision, and when the first input/output module 11 fails to read the parameter data of the first rom 15 through the first bus 17, the first input/output module 11 exchanges buses to read the parameter data of the second rom 16 through the second bus 18 to ensure the reliability of the read data, so that the present invention can be achieved.
The foregoing is merely illustrative of the present invention, and the present invention is not limited thereto, and any person skilled in the art will readily recognize that variations or substitutions are within the scope of the present invention. Therefore, the protection scope of the invention is subject to the protection scope of the claims.
Claims (6)
1. A clustered storage system comprising:
a first input/output module;
a second input/output module;
a plurality of first sensors;
a plurality of second sensors;
a first ROM for storing parameter data;
a second ROM for storing the parameter data;
the first bus is electrically connected with the first input/output module, the first sensors, the second input/output module and the first read-only memory; a kind of electronic device with high-pressure air-conditioning system
The second bus is electrically connected with the first input/output module, the second sensors and the second read-only memory;
wherein the first I/O module is used for reading the parameter data of the first read-only memory and reading the states of the first sensors through the first bus,
the second input/output module is used for reading the parameter data of the second read-only memory and the states of the second sensors through the second bus,
when the first input/output module fails to read the parameter data of the first read-only memory through the first bus, the first input/output module reads the parameter data of the second read-only memory through the second bus.
2. The clustered storage system of claim 1 wherein the first i/o module is configured to read the status of the second sensors via the second bus, and the second i/o module is configured to read the status of the first sensors via the first bus.
3. The clustered storage system of claim 1 wherein when the first i/o module fails to read the parameter data of the first rom, the first i/o module determines whether the number of reads is greater than a threshold, and when the number of reads is not greater than the threshold, the first i/o module re-reads the parameter data of the first rom; when the reading times are larger than the threshold value, the first input/output module reads the parameter data of the second read-only memory through the second bus.
4. The clustered storage system of claim 1 wherein the parameter datagram includes a plurality of media access control addresses.
5. The clustered memory system of claim 1 wherein, at power up, the first i/o module reads the parameter data of the first rom via the first bus and the second i/o module reads the parameter data of the second rom via the second bus.
6. The clustered memory system of claim 1 wherein, at power up, the first i/o module defaults to reading the parameter data of the first rom via the first bus and the second i/o module defaults to reading the parameter data of the second rom via the second bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111550954.6A CN116266162A (en) | 2021-12-17 | 2021-12-17 | Cluster type storage system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111550954.6A CN116266162A (en) | 2021-12-17 | 2021-12-17 | Cluster type storage system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116266162A true CN116266162A (en) | 2023-06-20 |
Family
ID=86743610
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111550954.6A Pending CN116266162A (en) | 2021-12-17 | 2021-12-17 | Cluster type storage system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116266162A (en) |
-
2021
- 2021-12-17 CN CN202111550954.6A patent/CN116266162A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6950325B1 (en) | Cascade-connected ROM | |
| US20030188091A1 (en) | Exchanging operation parameters between a data storage device and a controller | |
| CN106227683B (en) | Electronic equipment and information processing method | |
| WO2006059772A2 (en) | Memory system, memory system controller, and a data processing method in a host apparatus | |
| US6067593A (en) | Universal memory bus and card | |
| US10866736B2 (en) | Memory controller and data processing circuit with improved system efficiency | |
| US20090240885A1 (en) | Memory card complying with a plurality of standards | |
| EP2058739B1 (en) | Electronic device, information processing device, adapter device, and information exchange system | |
| CN112416824A (en) | Efuse read-write controller, chip, electronic equipment and control method | |
| US6526464B1 (en) | Mechanism to expand address space of a serial bus | |
| US5710734A (en) | Semiconductor memory device and data writing method thereof | |
| EP2664992B1 (en) | Method for addressing a memory card, a system using a memory card, and a memory card | |
| CN116266162A (en) | Cluster type storage system | |
| US9558137B2 (en) | Card control device and control card of computer system having card control device | |
| CN1319806A (en) | Device and method for collision detection in RAM operation of double-port of microcontroller | |
| US20150121015A1 (en) | Device and method for processing message | |
| JP3673015B2 (en) | Peripheral device identification method in semiconductor device | |
| US20100268909A1 (en) | Storage system and controlling system and method thereof | |
| EP3848807A1 (en) | Data processing system and method for configuring and operating a data processing system | |
| CN109388511A (en) | A kind of information processing method, electronic equipment and computer storage medium | |
| US5446873A (en) | Memory checker | |
| TWI830097B (en) | Clustered storage system | |
| CN100386748C (en) | Method and system for chip selecting of peripheral device in singe board computer | |
| US6425066B1 (en) | Integrated circuit comprising at least two memories | |
| US5559731A (en) | IC card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |