CN116204361A - Asset management method, system, device and storage medium - Google Patents
Asset management method, system, device and storage medium Download PDFInfo
- Publication number
- CN116204361A CN116204361A CN202310076950.1A CN202310076950A CN116204361A CN 116204361 A CN116204361 A CN 116204361A CN 202310076950 A CN202310076950 A CN 202310076950A CN 116204361 A CN116204361 A CN 116204361A
- Authority
- CN
- China
- Prior art keywords
- asset
- hardware
- bios
- slot
- hash value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007726 management method Methods 0.000 title claims abstract description 48
- 238000003745 diagnosis Methods 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims description 28
- 230000008569 process Effects 0.000 claims description 19
- 238000012549 training Methods 0.000 claims description 15
- 238000004590 computer program Methods 0.000 claims description 10
- 238000001514 detection method Methods 0.000 claims description 9
- 230000002093 peripheral effect Effects 0.000 claims description 8
- 238000012545 processing Methods 0.000 claims description 8
- 238000004458 analytical method Methods 0.000 claims description 4
- 238000004364 calculation method Methods 0.000 claims description 4
- 230000005856 abnormality Effects 0.000 abstract description 7
- 230000008859 change Effects 0.000 abstract description 6
- 230000002159 abnormal effect Effects 0.000 abstract description 3
- 230000007547 defect Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 3
- 230000006854 communication Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000011084 recovery Methods 0.000 description 3
- 101100498818 Arabidopsis thaliana DDR4 gene Proteins 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2284—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention relates to an asset management method, an asset management system, an asset management device and a storage medium. The BIOS collects the asset information of the hardware assets connected with the integrated equipment slot when running each time, detects whether the current hash value of any equipment slot is inconsistent with the last hash value, if not, the hardware assets connected with the equipment slot are detected to be in place, if not, the hardware assets are pulled out, if yes, the asset information of the connected hardware assets can be read, if so, the hardware assets connected with the equipment slot can be changed, if not, the hardware assets are detected to be in error, and error diagnosis is carried out based on the type of the hardware assets connected with the equipment slot. The invention further obtains what kind of change occurs to the hardware asset more finely according to the in-place condition of the hardware asset and the state of the hardware asset, records the state related to the abnormality when the hardware asset is abnormal, and provides basis for analyzing and diagnosing the hardware asset abnormality.
Description
Technical Field
The present invention relates to the field of server asset management technologies, and in particular, to an asset management method, system, device, and storage medium.
Background
As the configuration customization needs of the server become more diversified, the shipment configuration complexity of the server becomes higher. BIOS, as the important firmware for initializing the bottom layer of hardware, is responsible for initializing various peripherals and CPU, communicating with various peripherals and collecting various hardware asset information.
In the prior art, in order to manage hardware assets in a server, after the BIOS obtains hardware asset information, it determines whether the hardware assets of the server change by comparing the hardware asset information. However, in the prior art, there is no means for further analyzing what kind of changes occur to the hardware assets, so that when a firmware bug associated with the complex system level hardware asset information occurs, the situation of the change of the hardware asset in which the bug occurs cannot be distinguished more carefully. Such as: the hardware asset information loss caused by hardware asset abnormality and the hardware asset information loss caused by hardware asset unplugging cannot be distinguished by whether the hardware assets are consistent or not. Accordingly, means capable of more carefully analyzing and diagnosing hardware asset-related information are needed to solve the above-mentioned problems.
Disclosure of Invention
In order to solve the above technical problems or at least partially solve the above technical problems, the present invention provides an asset management method, system, device and storage medium.
In a first aspect, the present invention provides an asset management method, performed by a BIOS, comprising: the method comprises the steps that when the BIOS runs each time, asset information of hardware assets connected with a slot position of the integrated equipment is collected, a hash value of the asset information is calculated, and the hash value is stored in a nonvolatile memory of the BIOS;
and when the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detecting whether a hardware asset connected with the equipment slot position is in place, if not, judging whether the asset information of the hardware asset can be read if not, if so, judging that the hardware asset connected with the equipment slot position is replaced, if not, judging that the hardware asset connected with the equipment slot position is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset.
Further, the system is powered on to run the BIOS to collect asset information of hardware assets connected to the integrated device slot in a BDS stage of the BIOS, and the device slot comprises: memory slot, hard disk slot, network card slot and peripheral slot; the content of the asset information is any one or more of manufacturer, equipment ID, PN, SN, MAC and capacity.
Still further, the BIOS determines whether the hardware asset connected to the device slot is in place by reading the in-place detection GPIO level status on the hardware asset connected to the device slot.
Still further, the performing error diagnosis on the hardware asset based on the type of the hardware asset includes: detecting whether a hardware asset is a memory or PCIe device,
if the hardware asset is a memory, the BIOS detects an MRC register related to memory initialization and determines the reason of memory failure;
if the hardware asset is PCIe equipment, the BIOS detects a state machine register of a PCIe link connected with the PCIe equipment, detects whether PCIe link training is finished, and determines the state of the PCIe link training card when PCIe link training is not finished.
Furthermore, the BIOS acquires a detection time stamp of the management process, and records the detection time stamp in combination with the hardware asset defect, replacement, error and error diagnosis content of each equipment slot to the BIOS event log.
Still further, the BIOS sends the BIOS event log to a baseboard management controller, and the baseboard management controller generates corresponding alarm information based on hardware asset defect, replacement and error.
Further, if the last hash value corresponding to any equipment slot is null and the current hash value is not null, asset information of the hardware asset connected with the equipment slot is collected for the first time, and the hash value of the asset information is stored in a nonvolatile memory of the BIOS.
In a second aspect, the present invention provides an asset management system comprising:
the information acquisition module is used for collecting asset information of hardware assets connected with the slot positions of the integrated equipment;
the hash calculation module calculates a hash value of the asset information and stores the hash value in a nonvolatile memory of the BIOS;
and the comparison analysis module detects whether the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detects whether a hardware asset connected with the equipment slot position is in place or not, if not, judges whether the hardware asset is unplugged, if so, judges whether the asset information of the hardware asset can be read, if so, judges that the hardware asset connected with the equipment slot position is replaced, if not, the hardware asset connected with the equipment slot position is in error, and performs error diagnosis on the hardware asset based on the type of the hardware asset.
In a third aspect, the present invention provides an asset management device comprising: the BIOS chip is connected with the central processing unit and the baseboard management controller, the central processing unit is connected with the hardware asset through the equipment slot, and the hardware asset comprises: the system comprises a hard disk, a memory, a network card and a peripheral, wherein the BIOS chip is configured with a nonvolatile memory for storing hash values of asset information, the BIOS chip is configured with an instruction memory, the instruction memory stores a computer program, and the computer program realizes the asset management method when being executed.
In a fourth aspect, the present invention provides a computer readable storage medium storing a computer program which when executed by a BIOS implements the asset management method.
Compared with the prior art, the technical scheme provided by the embodiment of the invention has the following advantages:
the BIOS collects the asset information of the hardware assets connected with the integrated equipment slot when running each time, detects whether the current hash value of any equipment slot is inconsistent with the last hash value, if not, the hardware assets connected with the equipment slot are detected to be in place, if not, the hardware assets are pulled out, if yes, the asset information of the connected hardware assets can be read, if so, the hardware assets connected with the equipment slot can be changed, if not, the hardware assets are detected to be in error, and error diagnosis is carried out based on the type of the hardware assets connected with the equipment slot. The invention further obtains what kind of change occurs to the hardware asset more finely according to the in-place condition of the hardware asset and the state of the hardware asset, records the state related to the abnormality when the hardware asset is abnormal, and provides basis for analyzing and diagnosing the hardware asset abnormality.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the invention and together with the description, serve to explain the principles of the invention.
In order to more clearly illustrate the embodiments of the invention or the technical solutions of the prior art, the drawings which are used in the description of the embodiments or the prior art will be briefly described, and it will be obvious to a person skilled in the art that other drawings can be obtained from these drawings without inventive effort.
FIG. 1 is a flow chart of an asset management method according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of an asset management system according to an embodiment of the present invention;
fig. 3 is a schematic diagram of an asset management device according to an embodiment of the present invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments of the present invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
Example 1
The embodiment of the invention provides an asset management method, which is implemented by BIOS (basic input output system), wherein the BIOS further obtains what kind of change occurs to the hardware asset more finely according to the in-place condition of the hardware asset and the state of the hardware asset on the basis of judging whether the hardware asset is changed or not by comparing whether the asset information of the hardware asset is changed or not, and records the state related to the abnormality when the hardware asset is abnormal, thereby providing a basis for analyzing and diagnosing the hardware asset abnormality.
As shown in fig. 1, the asset management method includes:
and collecting asset information of hardware assets connected with the slot positions of the integrated equipment when the BIOS runs each time, calculating the hash value of the asset information and storing the hash value in a nonvolatile memory of the BIOS.
The hardware assets configured in the server are often removably connected to the server through the device slots, including: memory slot, hard disk slot, network card slot and peripheral slot; in order to further analyze the hardware asset with the asset information changed when the asset information of the hardware asset is changed, the application associates the asset information of the hardware asset with a device slot where the hardware asset is located. And the system is powered on to run the BIOS to collect asset information of hardware assets connected with the slot positions of the integrated equipment in the BDS stage of the BIOS, wherein the content of the asset information is any one or more of manufacturers, equipment ID, PN, SN, MAC and capacities. And integrating the asset information by adopting a fixed data format, ensuring the consistency of the formats of the same asset information, and calculating the generated hash value.
And the BIOS traverses and compares the current hash value corresponding to each equipment slot in the nonvolatile memory with the last hash value, and judges whether all the current hash values are consistent with the last hash value. In the implementation process, if the BIOS is powered on for the first time and runs, after the BIOS collects and integrates the current asset information to calculate the hash value, whether the last hash value is empty is detected, if so, the hash value is saved, and the BIOS waits for the end of the POST.
If all the current hash values are consistent with the last hash value, executing the execution to indicate that the asset information of all the hardware assets is unchanged, and each hardware asset can be communicated with the BIOS, namely, each hardware asset is normal.
If not all the current hash values are consistent with the last hash value, executing the following steps when the current hash value corresponding to any equipment slot position is inconsistent with the last hash value in the traversal comparison process:
it is detected whether the hardware asset to which the device slot is connected is in place. In the implementation process, the BIOS detects the level state of the GPIO by reading the on-site of the hardware asset connected with the equipment slot, and judges whether the hardware asset connected with the equipment slot is on-site or not according to the level state.
If the hardware asset to which the device slot is connected is not in place, it is indicated that the hardware asset is unplugged.
If the hardware asset to which the device slot is connected is in place, the BIOS further determines whether asset information for the hardware asset can be read.
If the asset information of the hardware asset can be read, the hardware asset of the equipment slot connection is replaced, but the replaced hardware asset is still normal.
And if the asset information of the hardware asset cannot be read, indicating that the hardware asset connected with the equipment slot is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset.
In a specific implementation process, the performing error diagnosis on the hardware asset based on the type of the hardware asset includes:
whether the hardware asset is a memory or a PCIe device is detected.
If the hardware asset is a memory, the BIOS detects an MRC register associated with memory initialization and determines the cause of the memory failure. Taking DDR4 memory as an example, the initialization process needs to be completed before the DDR4 memory enters the working state, and the whole memory initialization process sequentially comprises the following steps: power up and initialization, ZQ calibration, verf DQ calibration, and read and write training. Specifically, the memory initialization process is as follows: powering up the memory particles, setting a reset port of the low memory, enabling a clock enable CKE of the memory, enabling the memory, generating a clock CK_t/CK_c, sending an MRS command to the memory, and reading/configuring a mode register of the memory according to a specific sequence. And performing ZQ calibration to enable the memory to enter an IDLE state in a state machine, so as to be ready for subsequent reading and writing.
And determining the reason of the memory failure according to the state in the memory initialization process stored in the MRC register. If the memory read-write training fails, the memory fails.
If the hardware asset is PCIe equipment, the BIOS detects a state machine register of a PCIe link connected with the PCIe equipment, detects whether PCIe link training is finished, and determines the state of the PCIe link training card when PCIe link training is not finished.
The training of the PCIe link is realized based on an LTSSM state machine, the total of the LTSSM state machine is 11 states, when the system is started or reset and other conditions occur, the PCIe link starts from a detection state, enters an L0 state through a Polling state and a Configuration state, and formally starts the transmission of user instructions and data.
Specifically, detect state: the entry state of the LTSSM state machine, after the downstream port detects the presence of the upstream port, goes from the Detect state to the poll state.
State of poling: and the equipment at two ends of the PCIe link establishes a communication process, and completes the operations such as Bit Lock, symbol Lock or Block Alignment, signal polarity inversion and the like by mutually sending TS messages. Wherein, bit Lock: bit locking, accurately identifying 0 and 1 in the data stream; symbol Lock: character locking, which is applicable to PCIe 1.0 and PCIe 2.0, and determines the beginning and the end of each character; block Alignment: block alignment, applicable to PCIe 3.0, PCIe 4.0, PCIe 5.0, and PCIe 6.0, utilizes EIEOS (Electrical Idle Exit Ordered Set) to obtain the Block Sync Header location.
Configuration state: the link end devices determine the link width, assign channel numbers, and channel alignment procedures. Such as determining whether the PCIe SSD is operating with a link width of PCIe x4 or PCIe x8 and letting these links cooperate. The process is also completed by TS messages.
In the first entry into L0, the PCIe device always operates at a transmission rate of 2.5 GT/s. After entering L0 for the first time, if the devices at both ends of PCIe support higher rates, the Recovery state is entered. This state allows the device to change the transmission rate of the signal, re-perform the operations of Bit Lock, symbol Lock or Block Alignment, signal polarity inversion, etc., and perform signal quality adjustment. In addition, when the device exits from the L0s and L1 states and a link error occurs, the device also enters a Recovery state. For PCIe 2.0, because the signal rate is relatively low, the requirements of rate and signal quality can be met only by carrying out operations such as Bit Lock, symbol Lock, signal polarity inversion and the like again at the rate of 5GT/s after the PCIe device enters L0 for the first time. While for PCIe 3.0 and higher rates, an equalization process named "Equalization Procedure" is required in the Recovery state. In this process, the downstream ports (central processing unit ports) and the upstream ports (PCIe device ports) of the ports at the two ends of the PCIe link negotiate signal parameters with each other through TS messages, so as to achieve an optimal link state.
For the conditions of the defect position, the replacement and the error of the hardware asset, the BIOS acquires the detection time stamp of the management process, and records the detection time stamp and the defect position, the replacement, the error and the error diagnosis content of the hardware asset of each equipment slot position into the BIOS event log.
As a preferred implementation, the BIOS sends the BIOS event log to the baseboard management controller before the POST is finished, and the baseboard management controller supporting out-of-band monitoring generates corresponding alarm information based on hardware asset defect, replacement and error.
Example 2
Referring to FIG. 2, an embodiment of the present invention provides an asset management system comprising:
and the information acquisition module is used for collecting asset information of the hardware assets connected with the integrated equipment slot.
And the hash calculation module calculates the hash value of the asset information and stores the hash value in the nonvolatile memory of the BIOS.
And the comparison analysis module traverses and compares the current hash value and the last hash value corresponding to each equipment slot in the nonvolatile memory, and judges whether all the current hash values are consistent with the last hash value.
If all the current hash values are consistent with the last hash value, executing the execution to indicate that the asset information of all the hardware assets is unchanged, and each hardware asset can be communicated with the BIOS, namely, each hardware asset is normal.
If not all the current hash values are consistent with the last hash value, executing the following steps when the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value in the traversal comparison process:
detecting whether a hardware asset connected with the equipment slot is in place, if the hardware asset is not in place, indicating that the hardware asset is unplugged, if the hardware asset is in place, judging whether asset information of the hardware asset can be read, if the hardware asset can be read, indicating that the hardware asset connected with the equipment slot is replaced, if the hardware asset can not be read, indicating that the hardware asset connected with the equipment slot is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset. In a specific implementation process, the performing error diagnosis on the hardware asset based on the type of the hardware asset includes: whether the hardware asset is a memory or a PCIe device is detected. If the hardware asset is a memory, the BIOS detects an MRC register associated with memory initialization and determines the cause of the memory failure. If the hardware asset is PCIe equipment, the BIOS detects a state machine register of a PCIe link connected with the PCIe equipment, detects whether PCIe link training is finished, and determines the state of the PCIe link training card when PCIe link training is not finished.
Example 3
Referring to fig. 3, an embodiment of the present invention provides an asset management device, including: the BIOS chip is connected with the central processing unit and the baseboard management controller, the central processing unit is connected with the hardware asset through the equipment slot, and the hardware asset comprises: the system comprises a hard disk, a memory, a network card and peripheral equipment, wherein the BIOS chip is configured with a nonvolatile memory for storing hash values of asset information, and is configured with an instruction memory for storing computer programs and modules, such as computer executable programs corresponding to an asset management method in the embodiment of the invention, for example, an information acquisition module, a hash calculation module and a comparison analysis module in an asset management system in the embodiment of the invention. The asset management method when the computer program or module is executed by the BIOS comprises the following steps:
collecting asset information of hardware assets connected with the slot positions of the integrated equipment during each operation, calculating a hash value of the asset information and storing the hash value in a nonvolatile memory of the BIOS;
and when the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detecting whether a hardware asset connected with the equipment slot position is in place, if not, judging whether the asset information of the hardware asset can be read if not, if so, judging that the hardware asset connected with the equipment slot position is replaced, if not, judging that the hardware asset connected with the equipment slot position is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset.
Example 4
A computer readable storage medium storing a computer program which when executed by a BIOS implements the asset management method, comprising:
collecting asset information of hardware assets connected with the slot positions of the integrated equipment during each operation, calculating a hash value of the asset information and storing the hash value in a nonvolatile memory of the BIOS;
and when the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detecting whether a hardware asset connected with the equipment slot position is in place, if not, judging whether the asset information of the hardware asset can be read if not, if so, judging that the hardware asset connected with the equipment slot position is replaced, if not, judging that the hardware asset connected with the equipment slot position is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset.
Of course, the computer readable storage medium according to the embodiment of the present invention stores a computer program not limited to the above-described method operations, but also may perform related operations in the asset management method according to any of the embodiments of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed structures and methods may be implemented in other manners. For example, the structural embodiments described above are merely illustrative, and for example, the division of the units is merely a logical function division, and there may be other manners of division in actual implementation, for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via interfaces, structures or units, which may be in electrical, mechanical or other forms.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present invention may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit. The integrated units may be implemented in hardware or in software functional units.
The foregoing is only a specific embodiment of the invention to enable those skilled in the art to understand or practice the invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. An asset management method, performed by a BIOS, comprising: the method comprises the steps that when the BIOS runs each time, asset information of hardware assets connected with a slot position of the integrated equipment is collected, a hash value of the asset information is calculated, and the hash value is stored in a nonvolatile memory of the BIOS;
and when the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detecting whether a hardware asset connected with the equipment slot position is in place, if not, judging whether the asset information of the hardware asset can be read if not, if so, judging that the hardware asset connected with the equipment slot position is replaced, if not, judging that the hardware asset connected with the equipment slot position is in error, and performing error diagnosis on the hardware asset based on the type of the hardware asset.
2. The asset management method of claim 1, wherein the system is configured to collect asset information of hardware assets connected to an integrated device slot during a BDS phase of running the BIOS on power-up of the BIOS, the device slot comprising: memory slot, hard disk slot, network card slot and peripheral slot; the content of the asset information is any one or more of manufacturer, equipment ID, PN, SN, MAC and capacity.
3. The asset management method of claim 1, wherein the BIOS determines whether the hardware asset of a device slot connection is in place by reading a level state of a bit detection GPIO on the hardware asset of a device slot connection.
4. The asset management method of claim 1, wherein,
the performing error diagnosis on the hardware asset based on the type of the hardware asset includes: detecting whether a hardware asset is a memory or PCIe device,
if the hardware asset is a memory, the BIOS detects an MRC register related to memory initialization and determines the reason of memory failure;
if the hardware asset is PCIe equipment, the BIOS detects a state machine register of a PCIe link connected with the PCIe equipment, detects whether PCIe link training is finished, and determines the state of the PCIe link training card when PCIe link training is not finished.
5. The asset management method of claim 1, wherein the BIOS obtains a detection timestamp of the management process, and records the detection timestamp in combination with hardware asset absence, replacement, error and error diagnosis content of each device slot to the BIOS event log.
6. The asset management method of claim 5, wherein BIOS sends the BIOS event log to a baseboard management controller, the baseboard management controller generating corresponding alert information based on hardware asset absence, replacement, error.
7. The asset management method according to claim 1, wherein the last hash value corresponding to any device slot is null, and the current hash value is not null, and asset information of a hardware asset connected to the device slot is collected for the first time, and the hash value of the asset information is stored in a nonvolatile memory of the BIOS.
8. An asset management system, comprising:
the information acquisition module is used for collecting asset information of hardware assets connected with the slot positions of the integrated equipment;
the hash calculation module calculates a hash value of the asset information and stores the hash value in a nonvolatile memory of the BIOS;
and the comparison analysis module detects whether the current hash value corresponding to any equipment slot position in the nonvolatile memory is inconsistent with the last hash value, detects whether a hardware asset connected with the equipment slot position is in place or not, if not, judges whether the hardware asset is unplugged, if so, judges whether the asset information of the hardware asset can be read, if so, judges that the hardware asset connected with the equipment slot position is replaced, if not, the hardware asset connected with the equipment slot position is in error, and performs error diagnosis on the hardware asset based on the type of the hardware asset.
9. An asset management device, comprising: the BIOS chip is connected with the central processing unit and the baseboard management controller, the central processing unit is connected with the hardware asset through the equipment slot, and the hardware asset comprises: the device comprises a hard disk, a memory, a network card and a peripheral, wherein the BIOS chip is configured with a nonvolatile memory for storing hash values of asset information, and is configured with an instruction memory, and the instruction memory stores a computer program which is executed to realize the asset management method as claimed in any one of claims 1 to 7.
10. A computer readable storage medium storing a computer program, wherein the computer program when executed by a BIOS implements the asset management method of any one of claims 1-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310076950.1A CN116204361A (en) | 2023-02-03 | 2023-02-03 | Asset management method, system, device and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310076950.1A CN116204361A (en) | 2023-02-03 | 2023-02-03 | Asset management method, system, device and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116204361A true CN116204361A (en) | 2023-06-02 |
Family
ID=86510640
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310076950.1A Pending CN116204361A (en) | 2023-02-03 | 2023-02-03 | Asset management method, system, device and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116204361A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116628048A (en) * | 2023-07-20 | 2023-08-22 | 浪潮通用软件有限公司 | Asset data management method and system based on time axis |
-
2023
- 2023-02-03 CN CN202310076950.1A patent/CN116204361A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116628048A (en) * | 2023-07-20 | 2023-08-22 | 浪潮通用软件有限公司 | Asset data management method and system based on time axis |
| CN116628048B (en) * | 2023-07-20 | 2023-10-31 | 浪潮通用软件有限公司 | Asset data management method and system based on time axis |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8035911B2 (en) | Cartridge drive diagnostic tools | |
| CN112732477B (en) | Method for fault isolation by out-of-band self-checking | |
| JP2004537787A (en) | Method and apparatus for analyzing power failures in a computer system | |
| CN113708986B (en) | Server monitoring apparatus, method and computer-readable storage medium | |
| CN116204361A (en) | Asset management method, system, device and storage medium | |
| CN117971607B (en) | Hard disk monitoring method, device, equipment and medium | |
| CN117992311B (en) | Server and hard disk monitoring method, device, equipment and medium thereof | |
| CN104239174A (en) | BMC (baseboard management controller) remote debugging system and method | |
| CN117573455B (en) | PCIE equipment detection system, method, device and product | |
| JP6880961B2 (en) | Information processing device and log recording method | |
| CN117687944A (en) | Topology generation method, expansion board card and server | |
| CN112988442A (en) | Method and equipment for transmitting fault information in server operation stage | |
| US7861031B2 (en) | Access control management | |
| CN115934446A (en) | Self-checking method, server, equipment and storage medium | |
| US8060332B2 (en) | Method for testing sensor function and computer program product thereof | |
| CN115934616A (en) | Serial port information storage method and device, server, electronic equipment and storage medium | |
| JP4299634B2 (en) | Information processing apparatus and clock abnormality detection program for information processing apparatus | |
| CN113568806A (en) | SAS card link state monitoring method, system, device and readable storage medium | |
| CN118656307B (en) | Fault detection method, server, medium and product of baseboard management controller | |
| CN114490217B (en) | Fault testing method, device and equipment for ME and BIOS interaction and readable medium | |
| CN117873771B (en) | System downtime processing method, device, equipment, storage medium and server | |
| CN113190278B (en) | Multi-scenario fault processing method, system and medium | |
| CN117806861A (en) | Error recording method and device for PCIe terminal equipment, electronic equipment and medium | |
| CN116431453A (en) | Method, device and equipment for detecting system faults through BIOS | |
| CN115686964A (en) | PCIe equipment fault detection method, device, equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |