CN116192660A - Reconfigurable message analysis module - Google Patents
Reconfigurable message analysis module Download PDFInfo
- Publication number
- CN116192660A CN116192660A CN202310175916.XA CN202310175916A CN116192660A CN 116192660 A CN116192660 A CN 116192660A CN 202310175916 A CN202310175916 A CN 202310175916A CN 116192660 A CN116192660 A CN 116192660A
- Authority
- CN
- China
- Prior art keywords
- message
- state
- test
- analysis module
- reconfigurable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 claims abstract description 71
- 230000001934 delay Effects 0.000 claims description 5
- 230000009191 jumping Effects 0.000 claims description 5
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 230000007704 transition Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/14—Network analysis or design
- H04L41/142—Network analysis or design using statistical or mathematical methods
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/04—Processing captured monitoring data, e.g. for logfile generation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0876—Network utilisation, e.g. volume of load or congestion level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/22—Parsing or analysis of headers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Abstract
The invention relates to a reconfigurable message analysis module, comprising: the receiving unit is used for receiving the test message; the register unit is used for storing the message type, the interested data and the processing requirement which are required to be acquired by the test; the judging processing unit is used for judging the type of the test message, and analyzing the test message when the type of the test message is the message type required to be acquired by the test; the counting unit is used for counting the interested data in the analyzed message; and the marking unit is used for marking the counted message according to the processing requirement. The invention can meet the test requirement of the time sensitive network.
Description
Technical Field
The invention relates to the technical field of network testing, in particular to a reconfigurable message analysis module.
Background
In many research works, a network tester is required to test and verify the performance and function of equipment, and in network testing, message analysis is an important step in network testing. As industrial control networks and weaponry networks are increasingly being used for deterministic transmission of data, network testing is required to cover Time Sensitive Network (TSN) scenarios in many cases. For example, a basic scenario for time-sensitive network performance testing requires a network tester to generate a time-sensitive stream and a background stream with other priorities at the same time, so a new message analysis module is needed.
Disclosure of Invention
The invention aims to provide a reconfigurable message analysis module which can meet the test requirement of a time-sensitive network.
The technical scheme adopted for solving the technical problems is as follows: there is provided a reconfigurable message analysis module comprising:
the receiving unit is used for receiving the test message;
the register unit is used for storing the message type, the interested data and the processing requirement which are required to be acquired by the test;
the judging processing unit is used for judging the type of the test message, and analyzing the test message when the type of the test message is the message type required to be acquired by the test;
the counting unit is used for counting the interested data in the analyzed message;
and the marking unit is used for marking the counted message according to the processing requirement.
When the judging and processing unit analyzes the test message, the time stamp is recorded in the metadata in front of the test message head, and then the analysis result of the relevant field is obtained by adopting the metadata and the PFV data message.
Initially, the reconfigurable message analysis module is in an IDLE_S state, and jumps to a CNT_S state when receiving a test start signal; when the CNT_S state is reached, the reconfigurable message analysis module analyzes and counts the received test message, and when a test termination signal is received, the reconfigurable message analysis module jumps to the WAIT_S state; in the WAIT_S state, stopping receiving the test message after n round trip delays after receiving the test termination signal, and jumping to the FETCH_S state; in the FETCH_S state, after receiving the test reset signal, the register unit is cleared, and the state is jumped to the IDLE_S state.
In the IDLE_S state, if the test start signal is not received and the data to be forwarded is received, jumping to the SEND_S state; in the send_s state, the received data is forwarded, and after the forwarding is completed, the data is skipped to the idle_s state.
And in the CNT_S state, if a non-test message is received, forwarding is performed normally, and the forwarding is performed by jumping to the SEND_S state.
In the WAIT_S state, the test message still received in n round trip delays is analyzed and counted in the WAIT_S state, and the test message is jumped to the SEND_S state for forwarding.
Advantageous effects
Due to the adoption of the technical scheme, compared with the prior art, the invention has the following advantages and positive effects: the message analysis module can count the interested data (quantity, data quantity, time delay and the like) of the received message, and mark the counted message according to specific requirements, so as to determine whether to discard or upload the message, and meet the time-sensitive network test requirements.
Drawings
FIG. 1 is a block diagram of a reconfigurable message analysis module according to an embodiment of the invention;
FIG. 2 is a diagram of interface signal relationships of a reconfigurable message analysis module according to an embodiment of the present invention;
fig. 3 is a state transition diagram of a reconfigurable message analysis module according to an embodiment of the invention.
Detailed Description
The invention will be further illustrated with reference to specific examples. It is to be understood that these examples are illustrative of the present invention and are not intended to limit the scope of the present invention. Further, it is understood that various changes and modifications may be made by those skilled in the art after reading the teachings of the present invention, and such equivalents are intended to fall within the scope of the claims appended hereto.
The embodiment of the invention relates to a reconfigurable message analysis module which can obtain an analysis result of a related domain by means of metadata and a PFV and also can carry out customized filtration on a message to be received. As shown in fig. 1, the reconfigurable message analysis module includes: the receiving unit is used for receiving the test message; the register unit is used for storing the message type, the interested data and the processing requirement which are required to be acquired by the test; the judging processing unit is used for judging the type of the test message, and analyzing the test message when the type of the test message is the message type required to be acquired by the test; the counting unit is used for counting the interested data in the analyzed message; and the marking unit is used for marking the counted message according to the processing requirement.
When analyzing the test message, the judging and processing unit in the embodiment records the time stamp in the metadata in front of the test message head, and then obtains the analysis result of the related field by adopting the metadata and the PFV data message. The counting unit can update the saved test result according to the related statistical information. In addition, the counted message is marked by the marking unit, and the message is discarded or sent to the subsequent processing module for indication.
Fig. 2 is a diagram of the interface signal relationship of the reconfigurable message analysis module, and the definition of the interface signal is shown in table 1.
Table 1 interface signal definition table for reconfigurable message analysis module
| Signal name | Direction | Width of (L) | Description of the Signal |
| clk | input | 1 | Clock signal |
| rst_n | input | 1 | Reset signal |
| in_scm_md | input | 256 | MD with GME transferred to SCM |
| in_scm_md_wr | input | 1 | Write enable signal of MD passed by GME to SCM |
| in_scm_phv | input | 1024 | PHV with GME transferred to SCM |
| in_scm_phv_wr | input | 1 | Write enable signal of PHV transferred by GME to SCM |
| in_scm_md_alf | input | 1 | The GAC is capable of receiving signals from the MD |
| in_scm_phv_alf | input | 1 | The GAC is capable of receiving PHV signals |
| gac2scm_sent_start | input | 1 | GAC-passed test start signal to SCM |
| gac2scm_sent_end | input | 1 | GAC-passed-to-SCM end-of-test signal |
| cin_scm_data | input | 134 | Control path data passed by GME to SCM |
| cin_scm_data_wr | input | 1 | Write enable signal for control path data passed by GME to SCM |
| cin_scm_ready | input | 1 | The GAC prepares to receive signals of control path data communicated by the SCM |
| out_scm_md_alf | output | 1 | SCM capable of receiving MD signals |
| out_scm_phv_alf | output | 1 | SCM capable of receiving PHV signal |
| out_scm_md | output | 256 | MD with SCM transferred to GAC |
| out_scm_md_wr | output | 1 | Write enable signal of MD passed by SCM to GAC |
| out_scm_phv | output | 1024 | PHV with SCM transferred to GAC |
| out_scm_phv_wr | output | 1 | Write enable signal of PHV passed by SCM to GAC |
| out_scm_ready | output | 1 | The SCM prepares to receive signals of control path data communicated by the GME |
| out_scm_data | output | 134 | Control path data passed by SCM to GAC |
| out_scm_data_wr | output | 1 | Control of SCM delivery to GACWrite enable signal for control path data |
The reconfigurable message analysis module of the present embodiment includes five states, i.e., an idle_s state, a send_s state, a cnt_s state, a wait_s state, and a fetch_s state, and the specific state transitions are shown in fig. 3.
a) Idle_s state:
the state is the initial state of the reconfigurable message analysis module, and at this time, the data signal and the enable signal in the reconfigurable message analysis module are set to 0.
When the test is not started, the reconfigurable message analysis module is used as a forwarding module to forward the received data to the next module normally. At this point the state jumps to the send_s state.
When the test starts, the received gac2scm_send_start signal jumps to the cnt_s state.
b) Send_s state:
in this state, the reconfigurable message analysis module is used as a forwarding module to forward the received data to the next module normally.
When the forwarding is finished, the state is jumped to the IDLE_S state.
c) Cnt_s state:
in this state, the reconfigurable message analysis module tests the statistical state, and at this time, the reconfigurable message analysis module modifies the corresponding counter according to the analysis and statistics of the received test message. And normally forwarding the non-test message, and jumping to a SEND_S state during forwarding.
When the gac2scm_send_end signal is received, the state is skipped to wait_s.
d) Wait_s state:
the state is a waiting receiving statistics termination state of the reconfigurable message analysis module. In this state, the reconfigurable packet analysis module stops receiving the test packet after n round trip time delays (RTTs) after receiving the gac2scm_send_end signal, i.e. times out, and jumps to the fetch_s state.
If the test message still exists in n RTTs, the test message is still analyzed and counted in the WAIT_S state, and the state is jumped to the SEND_S state for forwarding.
e)FETCH_S：
In this state, the control end may acquire the value of the counting unit of the reconfigurable packet analysis module, and when determining that a new test starts, receive a static_reset signal, clear the counting unit, and jump to the idle_s state.
It is not difficult to find that the message analysis module of the invention can count the interested data (quantity, data quantity, time delay, etc.) of the received message, and mark the counted message according to specific requirements, thereby determining whether to discard or upload the message, and meeting the time-sensitive network test requirements.
Claims (6)
1. A reconfigurable message analysis module, comprising:
the receiving unit is used for receiving the test message;
the register unit is used for storing the message type, the interested data and the processing requirement which are required to be acquired by the test;
the judging processing unit is used for judging the type of the test message, and analyzing the test message when the type of the test message is the message type required to be acquired by the test;
the counting unit is used for counting the interested data in the analyzed message;
and the marking unit is used for marking the counted message according to the processing requirement.
2. The reconfigurable message analysis module according to claim 1, wherein when the judging processing unit analyzes the test message, the time stamp is recorded in metadata in front of a header of the test message, and the analysis result of the relevant field is obtained by using the metadata and the PFV data message.
3. The reconfigurable message analysis module according to claim 1, wherein the reconfigurable message analysis module is in an idle_s state initially, and jumps to a cnt_s state upon receiving a test start signal; when the CNT_S state is reached, the reconfigurable message analysis module analyzes and counts the received test message, and when a test termination signal is received, the reconfigurable message analysis module jumps to the WAIT_S state; in the WAIT_S state, stopping receiving the test message after n round trip delays after receiving the test termination signal, and jumping to the FETCH_S state; in the FETCH_S state, after receiving the test reset signal, the register unit is cleared, and the state is jumped to the IDLE_S state.
4. The reconfigurable message analysis module according to claim 3, wherein in the idle_s state, if the test start signal is not received and the data to be forwarded is received, the process jumps to the send_s state; in the send_s state, the received data is forwarded, and after the forwarding is completed, the data is skipped to the idle_s state.
5. The reconfigurable message analysis module of claim 3, wherein in the cnt_s state, if a non-test message is received, forwarding is normal, and the forwarding jumps to the send_s state.
6. A reconfigurable message analysis module according to claim 3, wherein in the wait_s state, the test message still received within n round trip delays is parsed and counted in the wait_s state and is skipped to the send_s state for forwarding.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310175916.XA CN116192660A (en) | 2023-02-28 | 2023-02-28 | Reconfigurable message analysis module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310175916.XA CN116192660A (en) | 2023-02-28 | 2023-02-28 | Reconfigurable message analysis module |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116192660A true CN116192660A (en) | 2023-05-30 |
Family
ID=86436291
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310175916.XA Pending CN116192660A (en) | 2023-02-28 | 2023-02-28 | Reconfigurable message analysis module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116192660A (en) |
-
2023
- 2023-02-28 CN CN202310175916.XA patent/CN116192660A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7610526B2 (en) | On-chip circuitry for bus validation | |
| US7710969B2 (en) | Rapid I/O traffic system | |
| US20050149604A1 (en) | Packet tracing | |
| CN112148515B (en) | Fault positioning method, system, device, medium and equipment | |
| CN108984389B (en) | Application program testing method and terminal equipment | |
| US20050167486A1 (en) | System, method, and program for generating transaction profile for measuring and analyzing computer system performance | |
| CN107547304A (en) | Network card testing method, device and machinable medium | |
| US10382310B2 (en) | Measuring device and measuring method for efficiently processing measuring results | |
| US20050257104A1 (en) | Method and apparatus for bit error rate test | |
| CN103164321A (en) | Occupancy rate measuring method and device of central processing unit | |
| CN110347568A (en) | The treating method and apparatus of user behavior data | |
| CN100409199C (en) | Diagnostic data capture within an integrated circuit | |
| CN109634822B (en) | Function time consumption statistical method and device, storage medium and terminal equipment | |
| CN104683175A (en) | Network performance testing method and testing device | |
| WO2017152880A1 (en) | Method for testing performance of mobile network, mobile terminal, server and testing system | |
| CN116192660A (en) | Reconfigurable message analysis module | |
| JP2004007466A (en) | Method for diagnosing data packet transfer failure in system under test | |
| CN101013932A (en) | Method for testing inner time delay and apparatus for processing data frame | |
| US20060282719A1 (en) | Unique Addressable Memory Data Path | |
| US20060256877A1 (en) | Rapid I/O Compliant Message Mapper | |
| CN112583658B (en) | Available bandwidth measuring method, storage medium and equipment | |
| CN112702116B (en) | System time consumption testing method, device, equipment and readable storage medium | |
| TW202324103A (en) | Collection of runtime information for debug and analysis | |
| US7602810B2 (en) | Transmission of generic digital messages through a microprocessor monitoring circuit | |
| CN110912767B (en) | Single-point measurement method of network flow |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20231011 Address after: Room 201-3, 2nd Floor, No. 25, Lane 1401, Jiangchang Road, Jing'an District, Shanghai, 200072 Applicant after: Shanghai Digital Security Technology Co.,Ltd. Address before: Room 1601, 238 JIANGCHANG Third Road, Jing'an District, Shanghai 200436 Applicant before: Shanghai Zuyi Technology Partnership (L.P.) |
|
| TA01 | Transfer of patent application right |