CN115900026A - Air conditioner - Google Patents

Air conditioner Download PDF

Info

Publication number
CN115900026A
CN115900026A CN202211439476.6A CN202211439476A CN115900026A CN 115900026 A CN115900026 A CN 115900026A CN 202211439476 A CN202211439476 A CN 202211439476A CN 115900026 A CN115900026 A CN 115900026A
Authority
CN
China
Prior art keywords
board
slave
chip
interface
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211439476.6A
Other languages
Chinese (zh)
Inventor
李承锟
卢亨宇
张明磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hisense Air Conditioning Co Ltd
Original Assignee
Hisense Air Conditioning Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hisense Air Conditioning Co Ltd filed Critical Hisense Air Conditioning Co Ltd
Priority to CN202211439476.6A priority Critical patent/CN115900026A/en
Publication of CN115900026A publication Critical patent/CN115900026A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B30/00Energy efficient heating, ventilation or air conditioning [HVAC]
    • Y02B30/70Efficient control or regulation technologies, e.g. for control of refrigerant flow, motor or heating

Landscapes

  • Air Conditioning Control Device (AREA)

Abstract

The invention discloses an air conditioner, which realizes the condition that a control panel of the air conditioner which takes 5V or 3.3V as a power supply is taken as a main board, and a plurality of slave boards which take 3.3V and 5V as power supplies are controlled, and is not limited by the condition that the power supply of the slave boards is the same as the power supply of the main board.

Description

Air conditioner
Technical Field
The invention relates to the technical field of air conditioners, in particular to an air conditioner.
Background
Generally, the main power of a control panel chip in an air conditioner determines the amplitude of a control power of the control panel, and a chip using 5V as a power supply and a chip using 3.3V as a power supply exist in the industry at present, and in some special application occasions, a chip using 2V as a main power supply exists. Therefore, part of products adopting a plurality of control boards are limited in chip type selection due to unique control power supply, and the power supply of the slave board is required to be the same as that of the main board.
Disclosure of Invention
The embodiment of the invention aims to provide an air conditioner, which realizes the condition that an air conditioner control panel using 5V or 3.3V as a power supply is used as a main board, and a plurality of slave boards using 3.3V and 5V as power supplies are controlled, so that the air conditioner is not limited to the condition that the power supply of the slave boards is necessarily the same as that of the main board.
To achieve the above object, an embodiment of the present invention provides an air conditioner, including:
the indoor unit is used for carrying out heat exchange with indoor air and is internally provided with an indoor controller and an indoor heat exchanger;
the outdoor unit is used for carrying out heat exchange with outdoor air, an outdoor controller, an outdoor heat exchanger, a compressor, a four-way valve and an expansion valve are arranged in the outdoor unit, and the outdoor heat exchanger, the compressor, the four-way valve, the expansion valve and the indoor heat exchanger are connected through pipelines to form a refrigerant circulation loop;
the main board control circuit is arranged in the outdoor unit and comprises a main board first power supply input end, a main board second power supply input end, a main board chip, a main board signal control module and a main board interface;
the mainboard chip is used for sending data to the slave chip, receiving the data sent by the slave chip, and receiving a voltage signal input by a first power supply input end of the mainboard or a second power supply input end of the mainboard to supply power to the mainboard chip;
the mainboard signal control module is used for receiving a voltage signal input by a second power supply input end of the mainboard and controlling the working state of the MOS tube according to the voltage signal so as to transmit data from the mainboard chip to the mainboard interface;
the master board interface is used for transmitting data to the slave board control circuit and receiving voltage signals input by the first power supply input end of the master board and the second power supply input end of the master board so as to supply power to the slave board control circuit;
the slave board control circuit is arranged in the indoor unit and comprises a slave board interface, a slave board filtering module and a slave board chip;
the slave board interface receives data and voltage signals transmitted by the master board control circuit, transmits the data to the slave board chip and transmits the voltage signals to the slave board filtering module;
the slave board filtering module receives a voltage signal transmitted by the master board control circuit and filters the voltage signal;
the slave board chip is used for sending data to the master board chip, receiving the data sent by the master board chip and receiving the voltage signal filtered by the slave board filtering module to supply power to the slave board chip;
when the main board chip sends data, the high level signal output by the main board chip outputs a logic high level signal to the slave board chip under the action of the main board signal control module, and the low level signal output by the main board chip outputs a logic low level signal to the slave board chip under the action of the main board signal control module;
when the slave board chip sends data, the high level signal output by the slave board chip outputs a logic high level signal to the master board chip under the action of the master board signal control module, and the low level signal output by the slave board chip outputs a logic low level signal to the master board chip under the action of the master board signal control module.
As an improvement of the above scheme, a first power interface of the motherboard, a second power interface of the motherboard, a data sending interface of the motherboard, a data receiving interface of the motherboard and a grounding interface are arranged on the motherboard interface; the mainboard data sending interface and the mainboard data receiving interface are connected with the mainboard signal control module;
the slave board interface is provided with a slave board first power interface, a slave board second power interface, a slave board data receiving interface, a slave board data sending interface and a grounding interface which are connected with the master board interface in a one-to-one correspondence manner; the slave board data receiving interface and the slave board data sending interface are connected with the slave board chip.
As an improvement of the above scheme, when the first power input end of the motherboard and the second power input end of the motherboard are both used for inputting 5V voltage signals, the motherboard chip receives the voltage signals input by the first power input end of the motherboard to supply power to the motherboard chip; the first master board power interface is connected with the first master board power input end, the second master board power interface is connected with the second master board power input end, and the first slave board power interface and the second slave board power interface are both connected with the slave board filtering module;
the 5V voltage signal is output from the first power interface of the mainboard and the second power interface of the mainboard, passes through the first power interface of the slave board and the second power interface of the slave board, and is transmitted to the slave board filtering module, so that the 5V voltage signal is transmitted to the slave board chip after the filtering action of the slave board filtering module, and the power is supplied to the slave board chip.
As an improvement of the above scheme, when the first power input end of the motherboard is used for inputting a 5V voltage signal and the second power input end of the motherboard is used for inputting a 3.3V voltage signal, the motherboard chip receives the voltage signal input by the first power input end of the motherboard to supply power to the motherboard chip; the first power interface of the master board is connected with the first power input end of the master board, the second power interface of the master board is connected with the second power input end of the master board, the first power interface of the slave board is connected with the filter module of the slave board, and the second power interface of the slave board is connected with the chip of the slave board; the slave board control circuit further includes:
the slave plate voltage conversion chip is arranged between the slave plate filtering module and the slave plate energy storage module, and is used for receiving the 5V voltage signal filtered by the slave plate filtering module, performing voltage conversion and outputting a 3.3V voltage signal to the slave plate energy storage module;
the slave plate energy storage module is arranged between the slave plate voltage conversion chip and the slave plate chip and comprises a plurality of capacitors, and the slave plate energy storage module is used for receiving the 3.3V voltage signal after voltage conversion, storing energy and performing stable operation, and then transmitting the 3.3V voltage signal to the slave plate chip so as to supply power to the slave plate chip.
As an improvement of the above solution, when the first power input terminal of the motherboard is used for inputting a 5V voltage signal, and the second power input terminal of the motherboard is used for inputting a 3.3V voltage signal, the motherboard control circuit further includes:
the mainboard filtering module is used for receiving the 5V voltage signal transmitted by the first power supply input end of the mainboard and filtering the 5V voltage signal;
the mainboard voltage conversion chip is arranged between the mainboard filtering module and the mainboard energy storage module, and is used for receiving the 5V voltage signal filtered by the mainboard filtering module, performing voltage conversion and outputting a 3.3V voltage signal to the mainboard energy storage module;
the mainboard energy storage module is arranged between the mainboard voltage conversion chip and the mainboard interface and comprises a plurality of capacitors, and the mainboard energy storage module is used for receiving a 3.3V voltage signal after voltage conversion and a 3.3V voltage signal input by the second power supply input end of the mainboard, and transmitting the 3.3V voltage signal to the second power supply interface of the mainboard after energy storage and stable operation;
the mainboard chip receives a voltage signal input by a second power supply input end of the mainboard to supply power to the mainboard chip; the first power interface of the mainboard is connected with the first power input end, and the second power interface of the mainboard is also connected with the second power input end.
As an improvement of the above scheme, the slave board is disconnected from the first power interface, the slave board second power interface is connected to the slave board filtering module, and the 3.3V voltage signal is output from the master board second power interface, passes through the second power interface, and is transmitted to the slave board filtering module, so that the 3.3V voltage signal is transmitted to the slave board chip after the filtering action of the slave board filtering module, and the slave board chip is powered.
As an improvement of the above scheme, the slave board first power interface is connected to the slave board filtering module, the slave board second power interface is disconnected, the 5V voltage signal is output from the master board first source interface, and is transmitted to the slave board filtering module through the first power interface, so that the 5V voltage signal is transmitted to the slave board chip after the filtering action of the slave board filtering module, and the slave board chip is powered.
As an improvement of the above, the slave board control circuit further includes:
and the signal lamp indicating module comprises a current-limiting resistor and at least one LED lamp, and is used for lighting the LED lamp when the main board control circuit is connected with the slave board control circuit.
Compared with the prior art, the air conditioner provided by the embodiment of the invention realizes the condition that the control panel of the air conditioner taking 5V or 3.3V as a power supply is used as the main board and the slave boards of the control panels taking 3.3V and 5V as the power supply are controlled, and is not limited to the condition that the power supply of the slave boards is required to be the same as that of the main board.
Drawings
Fig. 1 is a schematic structural diagram of an air conditioner according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a refrigeration system in an air conditioner according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a connection line between an indoor controller and an outdoor controller in an air conditioner according to an embodiment of the present invention;
fig. 4 is a circuit diagram of a motherboard control circuit according to an embodiment of the present invention;
FIG. 5 is a circuit diagram of a slave board control circuit of 5V according to an embodiment of the present invention;
FIG. 6 is a circuit diagram of a 3.3V slave board control circuit provided by an embodiment of the present invention;
fig. 7 is a circuit diagram of another motherboard control circuit according to an embodiment of the present invention;
FIG. 8 is a circuit diagram of another 3.3V slave board control circuit provided by an embodiment of the present invention;
FIG. 9 is a circuit diagram of another 5V slave board control circuit provided by an embodiment of the present invention;
FIG. 10 is a circuit diagram of a first signaling module according to an embodiment of the present invention;
fig. 11 is a circuit diagram of a second signal light indicating module according to an embodiment of the present invention.
Wherein, 100, indoor units; 200. an outdoor unit; 101. a compressor; 102. a four-way valve; 103. an outdoor heat exchanger; 104. an expansion valve; 105. an indoor heat exchanger; 106. an indoor fan; 107. an outdoor fan; 108. an outdoor coil temperature sensor; 109. an outdoor ambient temperature sensor; 110. an indoor coil temperature sensor; 10. a 5V mainboard control circuit; 20. a first 5V slave board control circuit; 30. a first 3.3V slave board control circuit; 40. 3.3V mainboard control circuit; 50. a second 3.3V slave board control circuit; 60. a second 5V slave board control circuit; 11. a motherboard chip; 12. a mainboard signal control module; 13. a motherboard interface; 14. a mainboard filtering module; 15. a mainboard voltage conversion chip; 16. a main board energy storage module; 21. a slave chip; 22. a slave board filtering module; 23. interfacing with the slave board; 24. converting the chip from the plate voltage; 25. from the board energy storage module.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the description of the present application, it is to be understood that the terms "center", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, indicate orientations or positional relationships based on those shown in the drawings, and are used only for convenience in describing and simplifying the description, and do not indicate or imply that the referenced device or element must have a particular orientation, be constructed and operated in a particular orientation, and thus are not to be considered limiting of the present application.
The terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or to implicitly indicate the number of technical features indicated. Thus, a feature defined as "first", "second", may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless otherwise specified.
Throughout the description of the present application, it is to be noted that, unless otherwise expressly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in this application will be understood to be a specific case for those of ordinary skill in the art.
Referring to fig. 1, fig. 1 is a schematic structural diagram of an air conditioner according to an embodiment of the present invention, where the air conditioner includes an indoor unit 100 and an outdoor unit 200. The indoor unit 100 is used to adjust the temperature and humidity of indoor air, the outdoor unit 200 is connected to the indoor unit 100 through a connecting pipe, the outdoor unit 200 is installed outdoors, and the indoor unit 100 is installed indoors.
Referring to fig. 2, fig. 2 is a schematic structural diagram of a middle refrigeration system of an air conditioner according to an embodiment of the present invention, where the air conditioner includes a compressor 101, a four-way valve 102, an outdoor heat exchanger 103, a throttling device 104, an indoor heat exchanger 105, an indoor fan 106, an outdoor fan 107, an outdoor coil temperature sensor 108, an outdoor ambient temperature sensor 109, and an indoor coil temperature sensor 110. The indoor heat exchanger 105, the indoor fan 106, and the indoor coil temperature sensor 110 are disposed on an indoor unit 100, and the compressor 101, the four-way valve 102, the outdoor heat exchanger 103, the throttling device 104, the outdoor fan 107, the outdoor coil temperature sensor 108, and the outdoor ambient temperature sensor 109 are disposed on an outdoor unit.
The air conditioner comprises a refrigerating working condition and a heating working condition. When the air conditioner is used for cooling, refrigerant first passes through the compressor 101 to become high-pressure gas, then passes through the outdoor heat exchanger 103 (condenser) to be condensed and release heat to become high-pressure liquid, the high-pressure liquid passes through the throttling device 104 to become low-temperature low-pressure liquid, passes through the indoor heat exchanger 105 (evaporator) to be evaporated and absorb heat to become low-temperature low-pressure gas, and finally returns to the compressor 101. When the air conditioner heats, the refrigerant first passes through the compressor 101 to become high-pressure gas, then first passes through the indoor heat exchanger 105 (condenser) to condense and release heat to become high-pressure liquid, the high-pressure liquid passes through the expansion valve to become low-temperature low-pressure liquid, the low-temperature low-pressure liquid passes through the outdoor heat exchanger 103 (evaporator) to evaporate and absorb heat to become low-temperature low-pressure gas, and finally the low-temperature low-pressure gas returns to the compressor 101. The outdoor ambient temperature sensor 109 detects the outdoor ambient temperature and the indoor coil temperature sensor 110 detects the coil temperature of the indoor heat exchanger 105.
For example, during cooling and heating, the refrigerant flows in different directions, and flows through the heat exchanger of the outdoor unit firstly during cooling, wherein the outdoor unit is a condenser and the indoor unit is an evaporator; during heating, the refrigerant flows through the heat exchanger of the indoor unit, the indoor unit is a condenser, and the outdoor unit is an evaporator. When the air conditioner is in different states of cooling and heating, the flow direction of the refrigerant can be changed by the air conditioner through the four-way valve. If the four-way valve is not arranged, the air conditioner can only realize single refrigeration or heating, and cold and hot switching cannot be realized.
Referring to fig. 3, fig. 3 is a schematic diagram of a connection line between an indoor controller and an outdoor controller in an air conditioner according to an embodiment of the present invention, where communication between different main control boards is mainly implemented by the connection line shown in fig. 3, and the more signals are controlled, the more wire harnesses are in the connection line.
Referring to fig. 4, fig. 4 is a circuit diagram of a motherboard control circuit 10 according to an embodiment of the present invention, the motherboard control circuit 10 is disposed in the outdoor unit 200, and the motherboard control circuit 10 includes a motherboard first power input terminal VCC1, a motherboard second power input terminal VCC2, a motherboard chip 11, a motherboard signal control module 12, and a motherboard interface 13. The main board chip 11 is configured to send data to the slave board chip and receive data sent by the slave board chip, and at this time, the main board chip 11 receives a voltage signal input by a first power input terminal VCC1 of the main board to supply power to the main board chip; the main board signal control module 12 comprises a plurality of MOS transistors and resistors, and the main board signal control module 12 is configured to receive voltage signals input by the main board first power input terminal VCC1 and the main board second power input terminal VCC2, and control the operating states of the MOS transistors according to the voltage signals, so as to transmit data from the main board chip 11 to the main board interface 13; and the mainboard interface 13 is used for transmitting data to the slave board control circuit and receiving voltage signals input by the first power input end VCC1 of the mainboard and the second power input end VCC2 of the mainboard so as to supply power to the slave board control circuit.
Illustratively, a first power input VCC1 of the motherboard in the motherboard control circuit 10 is 5V, and supplies power to the motherboard chip 11 through 1 current-limiting resistor R1 and a filter capacitor C1. Taking URAT communication as an example, the motherboard chip 11 involves two signals, and the two signals are transmitted to other control boards of the air conditioner through connecting wires and plugs, and are divided into TXD and RXD. The two signals are connected with a first power input end VCC1 of the mainboard through pull-up resistors R2 and R3 to ensure the stability of the transmission signals, and then are connected with a backward diode in parallel through an MOS tube and transmitted to other control panels of the air conditioner. Mainboard signal control module 12 includes two sets of MOS pipe reverse diodes that connect in parallel (Q1 + D1, Q2+ D2) to and carry on two resistance respectively (R4 + R5, R6+ R7), and receive the voltage signal of mainboard second power input VCC2 input. The mainboard chip comprises 5 interfaces, namely a mainboard first power interface VCC11, a mainboard second power interface VCC12, a mainboard data sending interface TXD13, a mainboard data receiving interface RXD14 and a grounding interface GND. The main board data transmitting interface TXD13 and the main board data receiving interface RXD14 are connected to the main board signal control module 12.
Referring to fig. 5, fig. 5 is a circuit diagram of a slave board control circuit 20 of 5V according to an embodiment of the present invention, where the slave board control circuit 20 is disposed in the indoor unit 100, and includes a slave board interface 21, a slave board filtering module 22, and a slave board chip 23; the slave board interface 21 receives data and voltage signals transmitted by the master board control circuit, transmits the data to the slave board chip 23, and transmits the voltage signals to the slave board filtering module 22; the slave board filtering module 22 receives the voltage signal transmitted by the master board control circuit and filters the voltage signal; and the slave chip 23 is used for sending data to the master chip 11 and receiving the data sent by the master chip 11, and receiving the voltage signal filtered by the slave filtering module 22 to supply power to the slave chip. The slave board interface 23 is provided with a slave board first power interface VCC21 (connected with the master board first power interface VCC 11), a slave board second power interface VCC22 (connected with the master board second power interface VCC 12), a slave board data receiving interface RXD24 (connected with the master board data transmitting interface TXD 14), a slave board data transmitting interface TXD23 (connected with the master board data receiving interface RXD 13) and a ground interface GND, which are connected with the master board interface 13 in a one-to-one correspondence manner; wherein the slave plate data receiving interface RXD24 and the slave plate data transmitting interface TXD23 are connected with the slave plate chip 21.
Specifically, when the motherboard chip 11 sends data, the high level signal output by the motherboard chip 11 outputs a logic high level signal to the slave chip 21 under the action of the motherboard signal control module 12, and the low level signal output by the motherboard chip 11 outputs a logic low level signal to the slave chip 21 under the action of the motherboard signal control module 12; when the slave chip 21 sends data, the high level signal output from the slave chip 21 outputs a logic high level signal to the master chip 11 under the action of the master signal control module 12, and the low level signal output from the slave chip 21 outputs a logic low level signal to the master chip 11 under the action of the master signal control module 12.
Specifically, when mainboard first power input VCC1 with mainboard second power input VCC2 all is used for the connection of 5V mainboard and 5V slave board when inputing 5V voltage signal. At this time, the first power interface VCC11 of the master board is connected to the first power input terminal VCC1 of the master board, the second power interface VCC12 of the master board is connected to the second power input terminal VCC2 of the master board, and both the first power interface VCC21 of the slave board and the second power interface VCC22 of the slave board are connected to the slave board filtering module 22; the 5V voltage signal is followed mainboard first power source VCC11 with mainboard second power source VCC12 output, process from the first power source VCC21 of slave plate with transmit behind the slave plate second power source VCC22 to from board filtering module 22, with pass through transmit 5V voltage signal after the filtering action of slave plate filtering module 22 to from board chip 21, it is right supply power from board chip 21.
At this time VCC1= VCC2=5V, the chip supply voltage of the master controller is equal to the chip supply voltage of the slave controller. Because VCC1 is the same as VCC2, the two are connected on the slave board control board, and then filtered by a slave board filtering module (comprising an electrolytic capacitor C2, a current limiting resistor R8 and a filtering capacitor C3) to supply power to the slave board 21 chip.
When the mainboard sends data: the data transmission flow is TXD1 pin of the motherboard chip 11 → MOS transistor Q1 → motherboard data transmission interface TXD13 → slave board data reception interface RXD24 → RXD2 pin of the slave board chip 21.
When the TXD1 pin output signal of the motherboard chip 11 is 1 (high level signal), it is connected to VCC1 through the resistor R2 first, so as to ensure the stability of the output signal, and then reaches the MOS transistor Q1 and the inverse parallel diode D1, at this time, the drain of the MOS transistor Q1 is 5V, and the gate voltage is 5V. If the previous frame data is 0, namely the source voltage is 0V, the gate-source voltage reaches the turn-on voltage, so that the MOS tube Q1 is conducted, the source voltage is simultaneously pulled up by VCC1 and VCC2, the source voltage is firstly changed from 0V to '5V minus the gate-source turn-on voltage threshold value' of the MOS tube, namely Vs-gnd = VD-gnd-VGS (th), and because of the existence of the gate-source turn-on voltage threshold value of the MOS tube, when the gate-source voltage reaches the turn-on voltage threshold value, the MOS tube Q1 is turned off. Since the slave chip 21 is in a read state, the source voltage of the MOS transistor Q1 is pulled high by VCC2, and the source voltage approaches 5V by adjusting the resistance of R5, and is still determined as a high level, i.e., a "1" signal, on the logic signal; if the previous frame data is 1, the source voltage of the MOS transistor Q1 is 5V, so that the gate-source voltage of the MOS transistor Q1 is 0V, the MOS transistor Q1 keeps an off state, the source voltage is pulled up from VCC2 to 5V, and the output signal of the MOS transistor is in a logic high level. The signal is then transmitted to the slave board control circuit 20 through the receptacle and plug connection. At the slave board control circuit 20, a signal received from the slave board data reception interface RXD24 is connected to VCC21 through a pull-up resistor R10 to maintain the stability of the signal, and then transmitted to the slave board chip 21.
When the output signal of the TXD1 of the motherboard chip 11 is 0V, the signal reaches the MOS transistor Q1 and the antiparallel diode D1. If the previous frame data is 0, the source and drain voltages of the MOS tube Q1 are both 0V, the grid voltage is 5V, the MOS tube Q1 is conducted, and the low level is continuously output; if the previous frame data is 1, the reverse parallel diode (schottky diode with reduced selective conduction voltage drop) is firstly conducted, the signal at the rear end is pulled down, the low level is output, and then the signal is connected with the plug through the socket and is transmitted to the slave board control circuit 20.
When the mainboard receives data: the data transmission flow is the TXD2 pin of the slave board chip 21 → the slave board data transmission interface TXD23 → the MOS transistor Q2 → the master board data reception interface RXD14 → the RXD1 pin of the master board chip 11.
The slave chip 21 serves as a transmitting terminal, and the master chip 11 serves as a receiving terminal. To output the signal from the TXD2 pin of the board control circuit, it is connected to VCC21 through a pull-up resistor R9 to maintain signal stability, and then to the controller of the motherboard through the connection of the plug and the socket. On the controller of the mainboard, the controller is connected with VCC2 through a pull-up resistor R7 and then reaches the position of a diode D2,
when the output signal of the TXD2 is 0V, if the previous frame data is 0, the source and drain voltages of the MOS tube Q2 are both 0V, the grid voltage is 5V, the MOS tube Q2 is conducted, and the low level is continuously received; if the previous frame data is 1, the gate of the mos transistor Q2 is 5V, and the source is 0V, then Q2 is turned on, the drain voltage is pulled low, and the level of the RXD1 pin reaching the motherboard chip 21 is 0V, that is, data 0.
When the output signal of the TXD2 is 5V, if the previous frame data is 0, the grid source voltage of the MOS tube Q2 is all 5V, the MOS tube is cut off, the diode D2 is conducted, the potential of the RXD1 is pulled up to 5V (the diode D2 is selected to conduct a Schottky diode with lower voltage drop), and the data is 1; if the previous frame data is 1, the gate source voltage of the MOS transistor Q2 is all 5V, the MOS transistor is cut off, the diode D2 is also cut off, and the VCC1 pulls up the potential of the RXD1 to be kept at 5V, namely the data 1.
Specifically, work as mainboard first power input end VCC1 is used for inputing 5V voltage signal, and when mainboard second power input end VCC2 is used for inputing 3.3V voltage signal, realize being connected of 5V mainboard and 3.3V slave board, this moment mainboard first power interface VCC11 is connected mainboard first power input end VCC1, mainboard second power interface VCC12 is connected mainboard second power input end VCC2, connect from the first power interface VCC21 of slave board filtering module 22, connect from the second power interface VCC22 of slave board chip 21.
Referring to fig. 6, fig. 6 is a circuit diagram of a 3.3V slave board control circuit provided by an embodiment of the present invention, where the slave board control circuit 30 is added to the slave board control circuit 20:
the slave board voltage conversion chip 24 is arranged between the slave board filtering module 22 and the slave board energy storage module 25, and is configured to receive the 5V voltage signal filtered by the slave board filtering module 22, perform voltage conversion, and output a 3.3V voltage signal to the slave board energy storage module 25;
the slave plate energy storage module 25 is arranged between the slave plate voltage conversion chip 24 and the slave plate chip 21, and includes a plurality of capacitors, and the slave plate energy storage module 24 is configured to receive the voltage-converted 3.3V voltage signal, perform energy storage and stabilization operation, and transmit the 3.3V voltage signal to the slave plate chip 21 to supply power to the slave plate chip 21.
When the chip power supply voltage VCC1=5V of the master board controller and the chip power supply voltage VCC2 of the slave board controller is 3.3V, the circuit of the master board controller is unchanged, and the circuit of the slave board controller is adjusted: generally, a switching power supply circuit of an air conditioner control board with a 3.3V chip is additionally provided with an LDO chip AZ1117, which is used for stabilizing the voltage output by a switching power supply transformer at 3.3V. According to the invention, an LDO chip of a switching power supply can be used, or an LDO can be additionally arranged, when a VCC1 signal is connected to a slave controller through a plug and a socket, the signal firstly reaches an AZ1117 chip after passing through the filtering action of the filtering module 22, and stable 3.3V is output. The electrolytic capacitors C3 and C2 play the roles of energy storage and power output stabilization.
When the motherboard controller sends data: the data transmission flow is TXD1 pin of the motherboard chip 11 → MOS transistor Q1 → motherboard data transmission interface TXD13 → slave board data reception interface RXD24 → RXD2 pin of the slave board chip 21.
When the output signal of the TXD1 is 1, the TXD1 is connected with the VCC1 through a resistor R2, the stability of the output signal is ensured, and then the output signal reaches the MOS tube Q1 and the inverse parallel diode D1, at the moment, the drain electrode of the MOS tube Q1 is 5V, meanwhile, the grid voltage is 3.3V, if the previous frame data is 0, namely the source voltage is 0V, the grid source voltage reaches the starting voltage, so the MOS tube Q1 is conducted, the source voltage is simultaneously pulled up by the VCC1 and the VCC2, because the grid voltage is 3.3V, after the source voltage reaches the value of subtracting the grid source starting voltage threshold value of the MOS tube from the 3.3V, namely after Vs-gnd = VG-VGS (th), the source voltage is continuously increased along with the rising, the MOS tube is closed, the source voltage is pulled up by the VCC2 alone, the source voltage is close to the 3.3V by adjusting the resistance value of the R4, and the chip on the slave controller still judges that the logic signal is a high level, namely a "1" signal; if the previous frame data is 1, the source voltage of the MOS tube Q1 is 3.3V, the MOS tube Q1 keeps the turn-off state, the source voltage is pulled up by VCC2, and the output signal of the MOS tube is in a logic high level. The signal is then transmitted to the slave board controller via the plug and socket connection. On the slave controller, the RXD2 signal passes through a pull-up resistor R12 to the VCC2 signal to maintain signal stability, and then is transmitted to the slave controller chip.
When the output signal of the TXD1 is 0V, the signal reaches the MOS transistor Q1 and the anti-parallel diode D1. If the previous frame data is 0, the source and drain voltages of the MOS tube Q1 are both 0V, the grid voltage is 3.3V, the MOS tube Q1 is conducted, and the low level is continuously output; if the previous frame data is 1, the reverse parallel diode is firstly conducted, the signal at the rear end is pulled down, the MOS tube Q1 is conducted after the signal is pulled down, and the low level is continuously output. The signal is then transmitted to the slave board controller via the plug and socket connection.
When the motherboard controller reads data: the data transmission flow is the TXD2 pin of the slave board chip 21 → the slave board data transmission interface TXD23 → the MOS transistor Q2 → the master board data reception interface RXD14 → the RXD1 pin of the master board chip 11.
The slave board controller is used as a transmitting end, and the master board controller is used as a receiving end. To output a signal from the board controller RXD2, the signal is connected to VCC22 through a pull-up resistor R11 to maintain signal stability, and then to the board controller through the connection of the plug and the socket. On a mainboard controller, the voltage of a source electrode and a drain electrode of an MOS tube Q2 are both 0V and the grid voltage is 3.3V when the output signal of RXD2 is 0V, if the previous frame data is 0, the voltage of the source electrode and the drain electrode of the MOS tube Q2 is 0V, the MOS tube Q2 is conducted, and the low level is continuously received; if the previous frame data is 1, the gate of the mos transistor Q2 is 3.3V, and the source is 0V, then Q2 is turned on, the drain voltage is pulled low, and the level of the RXD1 pin reaching the motherboard chip 11 is 0V, i.e. data 0.
When the output signal of the RXD2 is 3.3V, if the previous frame data is 0, the grid source voltage of the MOS tube Q2 is 3.3V, the MOS tube is cut off, the diode D2 is conducted, the potential output by the cathode of the diode D2 is pulled up to 3.3V (the diode D2 selects a Schottky diode, and the forward conduction voltage drop is basically 0), at the moment, because the sink current of the chip pin is small when the mainboard controller chip receives data, the signal of the RXD1 can be pulled up to the level (5V) close to VCC1 through the matching of VCC1 and R3 resistors, namely the state of logic judgment 1 is obtained, at the moment, the diode D2 is cut off reversely, and the RXD1 signal is kept in the state of 1; if the previous frame data is 1, the gate source voltage of the mos transistor Q2 is 3.3V, the mos transistor is turned off, and since the signal RXD1 of the motherboard controller chip circuit is 5V, the diode D2 is also turned off, and the potential of the RXD1 is maintained at 5V, which is data 1.
Specifically, when mainboard first power input VCC1 is used for inputing 5V voltage signal, and when mainboard second power input VCC2 is used for inputing 3.3V voltage signal, realize 3.3V mainboard and 5V from being connected of 3.3V slave board. If a 3.3V motherboard is to be implemented, a voltage conversion circuit needs to be added on the basis of the motherboard control circuit 10, and referring to fig. 7, fig. 7 is a circuit diagram of another motherboard control circuit 40 according to an embodiment of the present invention, where the motherboard control circuit 40 further includes, on the basis of the motherboard control circuit 10:
the mainboard filtering module 14 is used for receiving the 5V voltage signal transmitted by the first power supply input end VCC1 of the mainboard and filtering the 5V voltage signal;
the main board voltage conversion chip 15 is arranged between the main board filtering module 14 and the main board energy storage module 16, and is used for receiving the 5V voltage signal filtered by the main board filtering module 14, performing voltage conversion, and outputting a 3.3V voltage signal to the main board energy storage module 16;
the main board energy storage module 16 is arranged between the main board voltage conversion chip 15 and the main board interface 13 and comprises a plurality of capacitors, and the main board energy storage module 16 is used for receiving a 3.3V voltage signal after voltage conversion and a 3.3V voltage signal input by the main board second power input end VCC2, storing energy and performing stable operation, and then transmitting the 3.3V voltage signal to the main board second power interface VCC12;
the main board chip 11 receives a voltage signal input by a second power input terminal VCC2 of the main board to supply power to the main board chip; the first power interface VCC11 of mainboard connects first power input end VCC1, mainboard second power interface VCC12 still connects second power input end VCC2.
Exemplarily, VCC2 is a power supply of the motherboard at this time, and is 3.3V, and supplies power to the motherboard chip 11 through 1 current-limiting resistor R1 and the filter capacitor C1. Taking URAT communication as an example, two signals are involved, and are transmitted to other control panels of the air conditioner through the connecting wire and the plug after passing through the two MOS tubes and the anti-parallel diode respectively, and are divided into TXD and RXD. The two signals are connected with VCC2 through a pull-up resistor to ensure the stability of the transmitted signal. Generally, a switching power supply circuit of an air conditioner control panel with a 3.3V power supply chip is additionally provided with an LDO chip: and AZ1117, which is used for stabilizing the voltage output by the switching power supply transformer at 3.3V. In order to ensure that the heating power of the AZ1117 does not exceed the limit, 5V is generally used as an input signal, so that the scheme takes 5V as a VCC1 signal, which can not only meet the requirement that the heating of the LDO chip does not exceed the limit value, but also supply power for other slave controllers. According to the scheme, a switch power supply LDO chip can be used, an LDO can be additionally added, on a mainboard controller, a VCC1 signal firstly passes through the filtering effect of a mainboard filtering module 14 consisting of a resistor R13, a capacitor C6 and a capacitor C7 to reach an AZ1117 chip, stable 3.3V is output, and the output is transmitted to the mainboard interface 13 through the mainboard energy storage module 16, wherein electrolytic capacitors C8 and C9 in the mainboard energy storage module 16 play roles in storing energy and stabilizing power supply output.
Referring to fig. 8, fig. 8 is a circuit diagram of another 3.3V slave board control circuit 50 according to an embodiment of the present invention, where the slave board is disconnected from the first power interface VCC21, the slave board second power interface VCC22 is connected to the slave board filtering module 22, the 3.3V voltage signal is output from the master board second power interface VCC22, and is transmitted to the slave board filtering module 22 through the second power interface VCC22, so as to transmit the 3.3V voltage signal to the slave board chip 21 after the filtering action of the slave board filtering module 22, and supply power to the slave board chip 21.
When the chip supply voltage VCC2=3.3V of mainboard controller, simultaneously when the chip supply voltage VCC2 of slave board controller is also 3.3V, the chip supply voltage of mainboard controller equals the chip supply voltage of slave board controller this moment, be 3.3V, then VCC21 of slave board controller is unsettled (because of the first power interface VCC21 of slave board connects the first power interface VCC11 of mainboard, and VCC11 is connected with the first power input VCC1 of mainboard, the first power input VCC1 of mainboard has input 5V voltage this moment, so need break off the VCC21 interface of slave board), VCC22 passes through filtering module 22 supplies power for slave board chip 21.
When the motherboard controller sends data:
when the output signal of the TXD1 is 1, the TXD1 is firstly connected with the VCC2 through the resistor R2, the stability of the output signal is guaranteed, and then the output signal reaches the MOS tube Q1 and the reverse parallel diode D1, at the moment, the source electrode of the MOS tube Q1 is 3.3V, and meanwhile, the grid voltage is also 3.3V. If the previous frame data is 0, namely the drain voltage is 0V, the diode D1 (the Schottky diode with the reduced selective conduction voltage drop) is conducted, the drain voltage is pulled high by VCC2, and a high level is output; if the previous frame data is 1, the source voltage of the MOS transistor Q1 is 3.3V, so that the gate-source voltage of Q1 is 0V, the MOS transistor Q1 is kept in an off state, the source voltage is kept at 3.3V by VCC2, and the output signal of the MOS transistor is at a logic high level. The signal is then transmitted to the slave board controller via the jack and plug connection. On the slave controller, the RXD2 signal is interfaced to VCC22 through a pull-up resistor R15 to maintain signal stability, and then transmitted to the slave controller chip.
When the output signal of the TXD1 is 0V, the signal reaches the MOS transistor Q1. If the previous frame data is 0, the source and drain voltages of the MOS tube Q1 are both 0V, the grid voltage is 3.3V, the MOS tube Q1 is conducted, and the low level is continuously output; if the previous frame data is 1, namely the drain and gate voltages of the MOS transistor Q1 are 3.3V, the source voltage is 0V, the MOS transistor is conducted, the output signal is pulled low, and the low level is output. The signal is then transmitted to the slave board controller via the jack and plug connection. When the motherboard controller receives data:
when the motherboard controller receives data:
the slave controller is used as a transmitting end, and the controller of the master board is used as a receiving end. To output the signal from the board controller TXD2, it is connected to VCC22 through a pull-up resistor R14 to maintain signal stability, and then through the plug and socket connection to the board controller and then to the diode D2.
When the output signal of the TXD2 is 0V, if the previous frame data is 0, the source and drain voltages of the MOS tube Q2 are both 0V, the grid voltage is 3.3V, the MOS tube Q2 is conducted, and the low level is continuously received; if the previous frame data is 1, the gate and source of the mos transistor Q2 are 3.3V, and the drain is 0V, the diode D2 (schottky diode with reduced selective turn-on voltage drop) is turned on, the source voltage is pulled low, and the level of the RXD1 pin reaching the motherboard chip 11 is 0V, that is, data 0.
When the output signal of the TXD2 is 3.3V, if the previous frame data is 0, the grid voltage of the MOS tube Q2 is 3.3V, the source voltage is 0V, the MOS tube Q2 is conducted, and the potential of the RXD1 is pulled up to 3.3V, namely data 1; if the previous frame data is 1, the grid source voltage of the MOS tube Q2 is 3.3V, the MOS tube is cut off, the diode D2 is also cut off, and the VCC2 pulls the potential of the RXD1 to be high and keeps 3.3V, namely the data 1.
Referring to fig. 9, fig. 9 is a circuit diagram of another 5V slave board control circuit according to an embodiment of the present invention, where the slave board first power interface VCC21 is connected to the slave board filtering module 22, the slave board second power interface VCC22 is disconnected, the 5V voltage signal is output from the master board first source interface VCC21, and is transmitted to the slave board filtering module 22 through the first power interface VCC21, so that the 5V voltage signal is transmitted to the slave board chip 21 through the filtering action of the slave board filtering module 22, and power is supplied to the slave board chip 21.
When the chip supply voltage VCC2=3.3V of mainboard controller, simultaneously when the chip supply voltage VCC1 of slave board controller is 5V, the chip supply voltage of mainboard controller is less than the chip supply voltage of slave board controller this moment, then VCC22 of slave board controller is unsettled (because of connecting mainboard second power source interface VCC12 from mainboard second power source interface VCC22, and VCC12 is connected with mainboard second power input VCC2, mainboard second power input VCC2 has input 3.3V voltage this moment, so need break off the VCC22 interface of slave board), VCC21 passes through supply power for slave board chip 21 behind the filtering module 22.
When the motherboard controller sends data:
when the output signal of the TXD1 is 1, the TXD1 is firstly connected with VCC2 through a resistor R2, the stability of the output signal is ensured, and then the output signal reaches the MOS transistor Q1 and the reverse parallel diode D1, at the moment, the source electrode of the MOS transistor Q1 is 3.3V, and meanwhile, the grid voltage is also 3.3V. If the previous frame data is 0, namely the drain voltage is 0V, the diode D1 (the Schottky diode with the reduced selective conduction voltage drop) is conducted, the drain voltage is pulled up to 3.3V by VCC2, then the output of the MOS tube is pulled up to 5V by VCC1 due to the cut-off of the diode and the cut-off of the MOS tube Q1, and a high level is output; if the previous frame data is 1, the source voltage of the MOS transistor Q1 is 3.3V, so that the gate-source voltage of the Q1 is 0V, the MOS transistor Q1 keeps an off state, the source voltage is kept at 5V by VCC1, and the output signal of the MOS transistor is at a logic high level. The signal is then transmitted to the slave board controller via the jack and plug connection. On the slave controller, the RXD2 signal is interfaced to VCC21 through a pull-up resistor R17 to maintain signal stability, and then transmitted to the slave controller chip.
When the output signal of the TXD1 is 0V, the signal reaches the MOS transistor Q1. If the previous frame data is 0, the source and drain voltages of the MOS tube Q1 are both 0V, the grid voltage is 3.3V, the MOS tube Q1 is conducted, and the low level is continuously output; if the previous frame data is 1, namely the grid voltage of the MOS transistor Q1 is 3.3V, the source voltage is 0V, the MOS transistor is conducted, the output signal is pulled low, and the low level is output. The signal is then transmitted to the slave board controller via the jack and plug connection.
When the motherboard controller receives data:
the slave controller is used as a transmitting end, and the controller of the master board is used as a receiving end. To output the signal from the board controller TXD2, it is connected to VCC21 through a pull-up resistor R16 to maintain signal stability, and then through the plug and socket connection to the board controller and then to the diode D2.
When the output signal of the TXD2 is 0V, if the previous frame data is 0, the source and drain voltages of the MOS tube Q2 are both 0V, the grid voltage is 3.3V, the MOS tube Q2 is conducted, and the low level is continuously received; if the previous frame data is 1, the gate and source of the mos transistor Q2 are 3.3V, and the drain is 0V, the diode D2 (schottky diode with reduced selective turn-on voltage drop) is turned on, the source voltage is pulled low, and the level reaching the controller chip (RXD 1) of the motherboard is 0V, i.e., data 0.
When the output signal of TXD2 is 5V, if the previous frame data is 0, the grid voltage of the MOS tube Q2 is 3.3V, the source voltage is 0V, the MOS tube Q2 is conducted, the potential of RXD1 is pulled up to 3.3V, the MOS tube Q2 is cut off, and the RXD1 signal is pulled up to 3.3V by VCC2, namely data 1; if the previous frame data is 1, the grid source voltage of the MOS tube Q2 is 3.3V, the MOS tube is cut off, the diode D2 is also cut off, and the VCC2 pulls up the potential of the RXD1 to be kept at 3.3V, namely the data 1.
The master board control circuit and the slave board control circuit need a certain time to be established, so a signal lamp indicating module is added, the signal lamp indicating module comprises a current limiting resistor and at least one LED lamp, and the signal lamp indicating module is used for lighting the LED lamp when the master board control circuit and the slave board control circuit are connected.
Referring to fig. 10, fig. 10 is a circuit diagram of a first kind of signal light indicating module according to the embodiment of the present invention, when the signal light indicating module is connected to the slave board first power interface VCC21. Referring to fig. 11, fig. 11 is a circuit diagram of a second kind of signal light indicating module provided by the embodiment of the present invention, when the signal light indicating module is connected to the slave board second power interface VCC22. When the slave board first power interface VCC21 is disconnected, the signal light indication module is shown in fig. 11, and when the slave board second power interface VCC22 is disconnected, the signal light indication module is shown in fig. 10. When neither interface VCC21 nor VCC22 is disconnected, the beacon signal indication module shown in fig. 10 is preferred, and it is determined whether the chip power supply from the board controller has been established by observing whether the LE D is on.
Compared with the prior art, the air conditioner disclosed by the invention realizes that the air conditioner control panel which takes 5V or 3.3V as a power supply is used as the main board, and the slave boards which take 3.3V and 5V as power supplies for controlling the control panels are not limited by the condition that the power supply of the slave boards is required to be the same as that of the main board.
While the foregoing is directed to the preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention.

Claims (8)

1. An air conditioner, comprising:
the indoor unit is used for exchanging heat with indoor air, and an indoor controller and an indoor heat exchanger are arranged in the indoor unit;
the outdoor unit is used for carrying out heat exchange with outdoor air, an outdoor controller, an outdoor heat exchanger, a compressor, a four-way valve and an expansion valve are arranged in the outdoor unit, and the outdoor heat exchanger, the compressor, the four-way valve, the expansion valve and the indoor heat exchanger are connected through pipelines to form a refrigerant circulation loop;
the main board control circuit is arranged in the outdoor unit and comprises a main board first power supply input end, a main board second power supply input end, a main board chip, a main board signal control module and a main board interface;
the master board chip is used for sending data to the slave board chip, receiving the data sent by the slave board chip, and receiving a voltage signal input by a first power supply input end of the master board or a second power supply input end of the master board so as to supply power to the master board chip;
the mainboard signal control module is used for receiving a voltage signal input by a second power supply input end of the mainboard and controlling the working state of the MOS tube according to the voltage signal so as to transmit data from the mainboard chip to the mainboard interface;
the master board interface is used for transmitting data to the slave board control circuit and receiving voltage signals input by the first power supply input end of the master board and the second power supply input end of the master board so as to supply power to the slave board control circuit;
the slave plate control circuit is arranged in the indoor unit and comprises a slave plate interface, a slave plate filtering module and a slave plate chip;
the slave board interface receives data and voltage signals transmitted by the master board control circuit, transmits the data to the slave board chip and transmits the voltage signals to the slave board filtering module;
the slave board filtering module receives a voltage signal transmitted by the master board control circuit and filters the voltage signal;
the slave board chip is used for sending data to the master board chip, receiving the data sent by the master board chip and receiving the voltage signal filtered by the slave board filtering module to supply power to the slave board chip;
when the main board chip sends data, the high level signal output by the main board chip outputs a logic high level signal to the slave board chip under the action of the main board signal control module, and the low level signal output by the main board chip outputs a logic low level signal to the slave board chip under the action of the main board signal control module;
when the slave board chip sends data, the high level signal output by the slave board chip outputs a logic high level signal to the master board chip under the action of the master board signal control module, and the low level signal output by the slave board chip outputs a logic low level signal to the master board chip under the action of the master board signal control module.
2. The air conditioner according to claim 1, wherein a first power interface of the main board, a second power interface of the main board, a data transmission interface of the main board, a data receiving interface of the main board and a grounding interface are arranged on the main board interface; the mainboard data sending interface and the mainboard data receiving interface are connected with the mainboard signal control module;
the slave board interface is provided with a slave board first power interface, a slave board second power interface, a slave board data receiving interface, a slave board data sending interface and a grounding interface which are connected with the master board interface in a one-to-one correspondence manner; the slave board data receiving interface and the slave board data sending interface are connected with the slave board chip.
3. The air conditioner according to claim 2, wherein when the first power input terminal of the main board and the second power input terminal of the main board are both used for inputting 5V voltage signals, the main board chip receives the voltage signals inputted from the first power input terminal of the main board to supply power to itself; the first power interface of the master board is connected with the first power input end of the master board, the second power interface of the master board is connected with the second power input end of the master board, and the first power interface of the slave board and the second power interface of the slave board are both connected with the filtering module of the slave board;
the 5V voltage signal is output from the first power interface of the mainboard and the second power interface of the mainboard, passes through the first power interface of the slave board and the second power interface of the slave board, and is transmitted to the slave board filtering module, so that the 5V voltage signal is transmitted to the slave board chip after the filtering action of the slave board filtering module, and the power is supplied to the slave board chip.
4. The air conditioner as claimed in claim 2, wherein when the first power input terminal of the main board is used for inputting 5V voltage signal and the second power input terminal of the main board is used for inputting 3.3V voltage signal, the main board chip receives the voltage signal inputted from the first power input terminal of the main board to supply power to itself; the first power interface of the master board is connected with the first power input end of the master board, the second power interface of the master board is connected with the second power input end of the master board, the first power interface of the slave board is connected with the filter module of the slave board, and the second power interface of the slave board is connected with the chip of the slave board; the slave board control circuit further includes:
the slave plate voltage conversion chip is arranged between the slave plate filtering module and the slave plate energy storage module, and is used for receiving the 5V voltage signal filtered by the slave plate filtering module, performing voltage conversion and outputting a 3.3V voltage signal to the slave plate energy storage module;
the slave plate energy storage module is arranged between the slave plate voltage conversion chip and the slave plate chip and comprises a plurality of capacitors, and the slave plate energy storage module is used for receiving the 3.3V voltage signal after voltage conversion, storing energy and performing stable operation, and then transmitting the 3.3V voltage signal to the slave plate chip so as to supply power to the slave plate chip.
5. The air conditioner as claimed in claim 2, wherein when the first power input terminal of the main board is for inputting a 5V voltage signal and the second power input terminal of the main board is for inputting a 3.3V voltage signal, the main board control circuit further comprises:
the mainboard filtering module is used for receiving a 5V voltage signal transmitted by a first power supply input end of the mainboard and filtering the 5V voltage signal;
the mainboard voltage conversion chip is arranged between the mainboard filtering module and the mainboard energy storage module, and is used for receiving the 5V voltage signal filtered by the mainboard filtering module, performing voltage conversion and outputting a 3.3V voltage signal to the mainboard energy storage module;
the mainboard energy storage module is arranged between the mainboard voltage conversion chip and the mainboard interface and comprises a plurality of capacitors, and the mainboard energy storage module is used for receiving a 3.3V voltage signal after voltage conversion and a 3.3V voltage signal input by the second power supply input end of the mainboard, and transmitting the 3.3V voltage signal to the second power supply interface of the mainboard after energy storage and stable operation;
the mainboard chip receives a voltage signal input by a second power supply input end of the mainboard to supply power to the mainboard chip; the first power interface of the mainboard is connected with the first power input end, and the second power interface of the mainboard is also connected with the second power input end.
6. The air conditioner according to claim 5, wherein the slave board is disconnected from the first power interface of the slave board, the second power interface of the slave board is connected to the slave board filtering module, and the 3.3V voltage signal is output from the second power interface of the master board and transmitted to the slave board filtering module through the second power interface, so as to transmit the 3.3V voltage signal to the slave board chip through the filtering action of the slave board filtering module, thereby supplying power to the slave board chip.
7. The air conditioner as claimed in claim 5, wherein the slave board first power interface is connected to the slave board filtering module, the slave board second power interface is disconnected, and the 5V voltage signal is output from the master board first source interface, and is transmitted to the slave board filtering module through the first power interface, so that the 5V voltage signal is transmitted to the slave board chip through the filtering action of the slave board filtering module, and the slave board chip is powered.
8. The air conditioner according to any one of claims 1 to 7, wherein the slave board control circuit further comprises:
and the signal lamp indicating module comprises a current-limiting resistor and at least one LE D lamp, and is used for lighting the LED lamp when the mainboard control circuit is connected with the slave board control circuit.
CN202211439476.6A 2022-11-17 2022-11-17 Air conditioner Pending CN115900026A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211439476.6A CN115900026A (en) 2022-11-17 2022-11-17 Air conditioner

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211439476.6A CN115900026A (en) 2022-11-17 2022-11-17 Air conditioner

Publications (1)

Publication Number Publication Date
CN115900026A true CN115900026A (en) 2023-04-04

Family

ID=86470490

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211439476.6A Pending CN115900026A (en) 2022-11-17 2022-11-17 Air conditioner

Country Status (1)

Country Link
CN (1) CN115900026A (en)

Similar Documents

Publication Publication Date Title
US9671123B2 (en) Air conditioner
US10119719B2 (en) Energy saving controller
US10047969B2 (en) Energy saving controller
CN101556069B (en) Speed adjusting device, air-conditioning system and speed adjusting method for air-conditioning system
KR20140129779A (en) An air conditioner and a method thereof
CN108036470A (en) A kind of indoor temperature control device and control method
CN102162669A (en) Air conditioner
CN115900026A (en) Air conditioner
KR102126357B1 (en) Indoor unit and air conditioner using the same
KR20140134872A (en) An air conditioner and a system thereof
CN101349465A (en) Air conditioner with net communication function
CN113945002B (en) Communication conversion circuit and air conditioner
CN112696742B (en) Air conditioner
CN108266930A (en) A kind of coolant circulating system based on power carrier communication
CN210197601U (en) Air conditioner pressure protection device and air conditioner
KR20150044306A (en) Air conditioner and method
CN1952510A (en) Adjusting system and operating method for air conditioner equipped with stand-by electric cut-off switch
CN200993441Y (en) Instant-heating heat pump hot-water air conditioner
CN211261084U (en) Radiation cold-warm dehumidification controller
CN111750509A (en) Zero-crossing detection circuit and air conditioner
CN111912085B (en) Driving circuit and air conditioner
KR102295972B1 (en) Air conditioner
CN220959024U (en) Electronic expansion valve control circuit and air conditioner
CN218161902U (en) Power supply circuit for refrigerator and refrigerator
CN102980265A (en) Energy saving device of air conditioner for machine room base station

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination