CN115866035B - Multithreading data high-speed pushing method, system, controller and storage medium - Google Patents
Multithreading data high-speed pushing method, system, controller and storage medium Download PDFInfo
- Publication number
- CN115866035B CN115866035B CN202211519422.0A CN202211519422A CN115866035B CN 115866035 B CN115866035 B CN 115866035B CN 202211519422 A CN202211519422 A CN 202211519422A CN 115866035 B CN115866035 B CN 115866035B
- Authority
- CN
- China
- Prior art keywords
- data
- instruction
- operation instructions
- processing
- display interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 96
- 238000003860 storage Methods 0.000 title claims abstract description 20
- 238000012545 processing Methods 0.000 claims abstract description 99
- 238000013507 mapping Methods 0.000 claims abstract description 51
- 230000005540 biological transmission Effects 0.000 claims description 20
- 238000004458 analytical method Methods 0.000 claims description 15
- 238000004590 computer program Methods 0.000 claims description 7
- 238000004806 packaging method and process Methods 0.000 claims description 3
- 238000005070 sampling Methods 0.000 description 22
- 230000004044 response Effects 0.000 description 12
- 230000008569 process Effects 0.000 description 11
- 230000008859 change Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000001360 synchronised effect Effects 0.000 description 5
- 238000004891 communication Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012805 post-processing Methods 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000007723 transport mechanism Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Abstract
The application discloses a multi-thread data high-speed pushing method, a multi-thread data high-speed pushing system, a controller and a computer storage medium, wherein the method comprises the following steps: the method comprises the steps of receiving push data of external equipment through a plurality of equipment ports, generating a plurality of instruction structures according to the push data, carrying out data updating processing on an equipment memory mapping layer according to the instruction structures to generate updated data, carrying out asynchronous refreshing display processing on a UI display interface according to the updated data, receiving a plurality of operation instructions through the UI display interface, carrying out asynchronous sending processing on the operation instructions, and sending the operation instructions to a plurality of external equipment.
Description
Technical Field
The application relates to the technical field of data pushing, in particular to a multi-thread data high-speed pushing method, a multi-thread data high-speed pushing system, a controller and a computer storage medium.
Background
In the prior art, a multisampling control upper computer needs to read the voltage and current of a battery; performing step judgment, data judgment and flow judgment according to a preset process template; according to the set recording time and voltage change rate and current change rate, performing multi-thread tasks such as battery key data recording and the like;
However, at present, many sampling control upper computer software is mainly developed in a process-oriented manner, control, sampling and display are written in circulation for active control, concurrent business architecture is not designed, and when sampling pairs of formation equipment collect thousands of channels to thousands of channels, multithreading tasks cannot be effectively processed, so that the CPU occupancy rate is high, the multi-sampling control upper computer software is seriously blocked, and the phenomena of delay in display, easiness in losing response and the like of the multi-sampling control upper computer software are caused.
Disclosure of Invention
The embodiment of the application provides a multi-thread data high-speed pushing method, a multi-thread data high-speed pushing system, a controller and a computer storage medium, which can at least ensure that the scheme of the application can simultaneously receive sampling data through a memory mapping layer to realize asynchronous passive display of the pushing data, simultaneously receive a plurality of operation instructions through a UI display interface and perform asynchronous transmission processing on the operation instructions, can effectively process multi-thread tasks, reduce CPU occupation rate, and can effectively solve the problems that the software of the multi-sampling control upper computer is seriously blocked, the display of the software of the multi-sampling control upper computer is delayed, the response is easy to lose and the like when the multi-thread data high-speed pushing method is applied to the multi-sampling control upper computer.
In a first aspect, an embodiment of the present application provides a method for high-speed pushing multi-threaded data, where the method for high-speed pushing multi-threaded data is applied to a multi-threaded data high-speed pushing system, and the multi-threaded data high-speed pushing system includes a plurality of device ports, a device memory mapping layer, and a UI display interface, and the method for high-speed pushing multi-threaded data includes:
receiving push data of external equipment through a plurality of equipment ports;
Generating a plurality of instruction structures according to the push data, and performing data updating processing on the equipment memory mapping layer according to the instruction structures to generate updated data;
The device memory mapping layer performs asynchronous refreshing display processing on the UI display interface according to the update data;
and receiving a plurality of operation instructions through the UI display interface, carrying out asynchronous transmission processing on the operation instructions, and transmitting the operation instructions to the external equipment.
In some embodiments, the generating a plurality of instruction structures according to the push data, and performing data update processing on the device memory mapping layer according to the instruction structures includes:
Generating a plurality of instruction structures according to the push data;
performing dispatch analysis processing on the plurality of instruction structures, and respectively sending the plurality of instruction structures to corresponding protocol processing modules;
And the protocol processing module performs data updating processing on the equipment memory mapping layer according to the instruction structure body.
In some embodiments, the multi-thread data high-speed push system further includes a database, the generating a plurality of instruction structures according to the push data, and performing data update processing on the device memory mapping layer according to the instruction structures, and further includes:
and after the instruction structure body performs data updating processing on the equipment memory mapping layer, updating control data generated by the data updating processing to the database.
In some embodiments, the asynchronous refresh display processing of the UI display interface according to the update data in the device memory mapping layer includes:
a plurality of data acquisition points in the equipment memory mapping layer acquire the update data and send the update data to the UI display interface;
and the UI display interface performs display processing according to the update data.
In some embodiments, the receiving, through the UI display interface, a plurality of operation instructions, and performing asynchronous sending processing on the plurality of operation instructions, and sending the plurality of operation instructions to a plurality of external devices, includes:
receiving a plurality of operation instructions through the UI display interface;
Packaging the operation instructions to obtain a plurality of instruction data packets;
And obtaining a data packet sending queue according to the instruction data packet, and sending a plurality of operation instructions to a plurality of external devices according to the data packet sending queue.
In some embodiments, after receiving a plurality of operation instructions through the UI display interface and performing asynchronous sending processing on the plurality of operation instructions, sending the plurality of operation instructions to a plurality of external devices, the method further includes:
Under the condition that the operation instruction is sent to the external equipment, acquiring analysis data of the protocol processing module, and updating the analysis data to the equipment memory mapping layer;
Or displaying instruction transmission failure information through the UI display interface under the condition that the operation instruction is not transmitted to the external equipment.
In some embodiments, the method comprises:
Obtaining a packet update queue according to the protocol processing module corresponding to the push data;
and obtaining a data packet sending queue according to the packet returning updating queue and the instruction data packet.
In a second aspect, an embodiment of the present application provides a multi-threaded data high-speed push system, where the multi-threaded data high-speed push system includes a plurality of device ports, a device memory map layer, and a UI display interface,
The device ports are used for receiving push data of external devices;
The device memory mapping layer is used for generating a plurality of instruction structures according to the push data, carrying out data updating processing on the device memory mapping layer according to the instruction structures, generating updating data, and carrying out asynchronous refreshing display processing on the UI display interface according to the updating data;
the UI display interface is used for receiving a plurality of operation instructions, carrying out asynchronous sending processing on the operation instructions, and sending the operation instructions to the external devices.
In a third aspect, an embodiment of the present application provides a controller, including a memory, a processor, and a computer program stored in the memory and capable of running on the processor, where the processor implements the multi-thread data high-speed pushing method according to any one of the embodiments of the first aspect when executing the computer program.
In a fourth aspect, an embodiment of the present application provides a computer readable storage medium storing computer executable instructions for performing the multi-threaded data high-speed push method according to any one of the embodiments of the first aspect.
The application has at least the following beneficial effects: the multi-thread data high-speed pushing method is applied to a multi-thread data high-speed pushing system, the multi-thread data high-speed pushing system comprises a plurality of device ports, a device memory mapping layer and a UI display interface, and the multi-thread data high-speed pushing method comprises the following steps: the method comprises the steps of receiving push data of external equipment through a plurality of equipment ports, generating a plurality of instruction structures according to the push data, carrying out data updating processing on an equipment memory mapping layer according to the instruction structures to generate updated data, carrying out asynchronous refreshing display processing on the UI display interface according to the updated data, receiving a plurality of operation instructions through the UI display interface, carrying out asynchronous sending processing on a plurality of operation instructions, and sending the plurality of operation instructions to a plurality of external equipment, wherein the method and the device realize asynchronous passive display of the push data by concurrently receiving sampling data through the memory mapping layer, simultaneously receive a plurality of operation instructions through the UI display interface, and carry out asynchronous sending processing on a plurality of operation instructions, so that multithreading tasks can be effectively processed, CPU occupation rate can be reduced, and the problems that when the device is applied to a multisampling control upper computer, software of the multisampling control upper computer is seriously blocked, display delay of the multisampling control upper computer software is easy to lose response and the like can be effectively solved.
Drawings
FIG. 1 is a flowchart of a method for high-speed pushing of multithreaded data according to an embodiment of the present application;
FIG. 2 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
FIG. 3 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
FIG. 4 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
FIG. 5 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
FIG. 6 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
FIG. 7 is a flowchart of a method for pushing multi-threaded data at high speed according to another embodiment of the present application;
Fig. 8 is a schematic diagram of a data pushing architecture of an upper computer corresponding to a multi-thread data high-speed pushing system according to another embodiment of the present application;
fig. 9 is a block diagram of a controller according to another embodiment of the present application.
Detailed Description
The present application will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present application more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the application.
In some embodiments, although functional block division is performed in a system diagram, logical order is shown in a flowchart, in some cases, steps shown or described may be performed in a different order than block division in a system, or in a flowchart. The terms first, second and the like in the description and in the claims and in the above-described figures are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order.
Currently, in the prior art, a multisampling control upper computer needs to perform reading of the voltage and current of a battery; performing step judgment, data judgment and flow judgment according to a preset process template; according to the set recording time and voltage change rate and current change rate, performing multi-thread tasks such as battery key data recording and the like; however, at present, many sampling control upper computer software is mainly developed in a process-oriented manner, control, sampling and display are written in circulation for active control, concurrent business architecture is not designed, and when sampling pairs of formation equipment collect thousands of channels to thousands of channels, multithreading tasks cannot be effectively processed, so that the CPU occupancy rate is high, the multi-sampling control upper computer software is seriously blocked, and the phenomena of delay in display, easiness in losing response and the like of the multi-sampling control upper computer software are caused.
In order to at least solve the above problems, the present application discloses a multi-thread data high-speed pushing method, a multi-thread data high-speed pushing system, a controller and a computer storage medium, wherein the multi-thread data high-speed pushing method is applied to the multi-thread data high-speed pushing system, the multi-thread data high-speed pushing system comprises a plurality of device ports, a device memory mapping layer and a UI display interface, and the multi-thread data high-speed pushing method comprises: the method comprises the steps of receiving push data of external equipment through a plurality of equipment ports, generating a plurality of instruction structures according to the push data, carrying out data updating processing on an equipment memory mapping layer according to the instruction structures to generate updated data, carrying out asynchronous refreshing display processing on a UI display interface according to the updated data, receiving a plurality of operation instructions through the UI display interface, carrying out asynchronous sending processing on the plurality of operation instructions, and sending the plurality of operation instructions to a plurality of external equipment.
Embodiments of the present application are further described below with reference to the accompanying drawings.
Referring to fig. 1, fig. 1 is a flowchart of a multi-thread data high-speed pushing method according to an embodiment of the first aspect of the present application, and in some embodiments, the multi-thread data high-speed pushing method is applied to a multi-thread data high-speed pushing system, where the multi-thread data high-speed pushing system includes a coordinator and a plurality of data parties, and the multi-thread data high-speed pushing method includes, but is not limited to, the following steps S110, S120, S140 and S150;
Step S110, push data of external equipment are received through a plurality of equipment ports;
step S120, generating a plurality of instruction structures according to the push data, and performing data updating processing on the equipment memory mapping layer according to the instruction structures to generate updated data;
Step S130, the device memory mapping layer performs asynchronous refreshing display processing on the UI display interface according to the update data;
step S140, receiving a plurality of operation instructions through the UI display interface, performing asynchronous transmission processing on the plurality of operation instructions, and transmitting the plurality of operation instructions to a plurality of external devices.
In some embodiments, the present application receives push data of an external device through a plurality of device ports, where the present application supports a plurality of external devices, and the external devices include, but are not limited to, a host server, a central computer, etc., and the present application connects a port of a network TCP for each external device, and the ports of the network TCP are the plurality of device ports.
In some embodiments, the method and the device for receiving the push data of the external device through the plurality of device ports comprise receiving the push data of the external device through a Socket concurrency mode, and achieving concurrency receiving, analyzing and processing of all device data.
In some embodiments, the application is applied to a sampling control upper computer, and the sampling control upper computer can execute the voltage and current processing of the read battery, the execution of a logic thread and the execution of a data thread in the working scene of connecting the battery and the upper needle bed, so as to asynchronously process a plurality of push messages or operation instructions, effectively process a multithreaded task, reduce the CPU occupation rate, and effectively solve the problems that the software of the multi-sampling control upper computer is seriously blocked, the display of the software of the multi-sampling control upper computer is delayed, the response is easy to lose and the like, wherein the logic thread comprises the steps of judging, the data judging and the flow judging according to a preset process template; the data thread comprises the step of recording the key data of the battery according to the set recording time, the set voltage change rate and the set current change rate.
In some embodiments, after receiving push data of an external device through a Socket's concurrent mode, converting the push data into a structure according to an instruction protocol corresponding to the push data, passively pushing the structure to each protocol processing module to implement asynchronous response display, and implementing multi-bin multi-channel asynchronous passive display, where the passive pushing is a callback mechanism in a program, when a certain work or step scene is triggered, a controller of the present application will automatically call the function interface to push data to a class registered by the callback function, specifically, after the controller acquires that the plurality of device ports receive push data of the external device, determining that the current is an asynchronous passive display scene, at this time, automatically calling the passive push function interface to enable the instruction structure to passively push the push data to each protocol processing module, and further performing data update processing on a device memory mapping layer, so as to generate updated data, and performing a subsequent step.
In some embodiments, receiving a plurality of operation instructions through a UI display interface, performing asynchronous transmission processing on the plurality of operation instructions, and transmitting the plurality of operation instructions to a plurality of external devices, wherein operations of a user on the UI display interface such as a software interface are converted into operation instructions, the operation instructions are packaged into instruction data packets and put into a data packet transmission queue, and at the moment, synchronous waiting is not needed, the instruction data packets in the data packet transmission queue can be asynchronously transmitted to the corresponding external devices, and if the instruction data packets are failed to be transmitted, asynchronous response is performed to the display UI display interface; if the instruction data packet is successfully sent, after the system receives the analysis of the instruction structure body or the protocol processing module, updating the analysis to the equipment memory mapping layer, and asynchronously responding to the UI display interface, wherein the analysis and the asynchronous response display are correspondingly received concurrently, so that the asynchronous sending instruction is realized, and the sending instruction can not influence the generation refreshing and other services of the UI display interface due to occupation of a main thread.
In some embodiments, the method and the device generate a plurality of instruction structures according to push data, perform data updating processing on the device memory mapping layer according to the instruction structures to generate updated data, perform asynchronous refreshing display processing on the UI display interface according to the updated data, receive a plurality of operation instructions through the UI display interface, perform asynchronous sending processing on the plurality of operation instructions, send the plurality of operation instructions to a plurality of external devices, namely, implement concurrent receiving of sampling data through a mapping device data acquisition point, implement asynchronous passive display, implement asynchronous sending control instruction through designing instruction sending queue processing, overcome the problems and defects that in the existing production mode, software uses synchronous mode to actively control, sample and display, cyclic synchronous control, sampling and display are used in a main process possibly existing, the CPU occupies a high number of channels exceeding 1 thousand, the CPU time distribution of cyclic operation is insufficient, software business is easy to be blocked, display is blocked, and the software is easy to lose response due to the software blocking.
Referring to fig. 2, fig. 2 is a flowchart of a method for high-speed pushing multi-threaded data according to another embodiment of the present application, in some embodiments, a plurality of instruction structures are generated according to pushed data, and data update processing is performed on a device memory map layer according to the instruction structures, including but not limited to the following steps S210, S220, and S230;
step S210, generating a plurality of instruction structures according to the push data;
Step S220, performing dispatch analysis processing on the plurality of instruction structures, and respectively sending the plurality of instruction structures to corresponding protocol processing modules;
In step S230, the protocol processing module performs data update processing on the device memory mapping layer according to the instruction structure.
In some embodiments, generating a plurality of instruction structures according to push data, performing dispatch analysis processing on the plurality of instruction structures, and sending the plurality of instruction structures to corresponding protocol processing modules respectively includes receiving push data of an external device through a plurality of device ports in a Socket concurrent mode, converting the push data into structures according to an instruction protocol corresponding to the push data after the data is received, and passively pushing the structures to each protocol processing module, wherein different push data can generate different instruction structures, each instruction structure corresponds to a specific workflow instruction and a specific protocol, so that the protocol processing module performs data update processing on a device memory mapping layer according to the instruction structures, and the push data received by the protocol processing module is not used for direct consumption, i.e. is not directly displayed or used on a UI display interface, but is stored in the device memory mapping layer first, so that push data or maximum concurrent processing of instructions corresponding to the push data can be achieved.
In some embodiments, the present protocol has corresponding command codes, different command codes are converted into different class structures, and the push data has corresponding information of the command codes, so that the push data can be converted into a protocol processing module corresponding to the command codes according to the command codes.
Referring to fig. 3, fig. 3 is a flowchart of a method for multi-threaded data high-speed pushing according to another embodiment of the present application, in some embodiments, the multi-threaded data high-speed pushing system further includes a database, a plurality of instruction structures are generated according to the pushed data, and the data update processing is performed on the device memory map layer according to the instruction structures, including but not limited to the following step S310;
In step S310, after the command structure performs the data update process on the device memory mapping layer, the control data generated by the data update process is updated to the database.
In some embodiments, after the instruction structure body performs data updating processing on the device memory mapping layer, updating control data generated by the data updating processing to a database, so that in the subsequent process, database information can be directly extracted to obtain the control data, and the reliability of a multi-thread data high-speed pushing method is ensured; the recorded voltage, current, capacity, time, temperature and other customer-needed data are updated into the mysql database, and the customer-needed data are control data.
In some embodiments, the controller receives and layers the push data, and maps the push data according to different command codes to obtain an instruction structure, wherein the real-time data is stored through redis memory data, consumed in real time and not stored permanently, and the client needs the data to be stored in a file mode through mysql data, so that the storage space is effectively utilized, the memory occupation is reduced, and the method stability is improved.
Referring to fig. 4, fig. 4 is a flowchart of a method for pushing multi-threaded data at a high speed according to another embodiment of the present application, in some embodiments, asynchronous refresh display processing is performed on a UI display interface according to updated data in a device memory map layer, including but not limited to the following steps S410 and S420;
step S410, a plurality of data acquisition points in the memory mapping layer of the equipment acquire update data and send the update data to the UI display interface;
in step S420, the UI display performs display processing according to the update data.
In some embodiments, a plurality of data acquisition points in the memory mapping layer of the device acquire update data and send the update data to the UI display interface, and the UI display interface performs display processing according to the update data, so that asynchronous passive display of pushing data multiple base bits and multiple channels can be effectively realized.
Referring to fig. 5, fig. 5 is a flowchart of a method for pushing multi-thread data at high speed according to another embodiment of the present application, in some embodiments, a plurality of operation instructions are received through a UI display interface, and asynchronous sending processing is performed on the plurality of operation instructions, and the plurality of operation instructions are sent to a plurality of external devices, including but not limited to the following steps S510, S520 and S530;
step S510, receiving a plurality of operation instructions through a UI display interface;
step S520, packaging the operation instructions to obtain instruction data packets;
In step S530, a packet transmission queue is obtained according to the instruction packet, and a plurality of operation instructions are transmitted to a plurality of external devices according to the packet transmission queue.
Referring to fig. 6, fig. 6 is a flowchart of a method for pushing multi-thread data at high speed according to another embodiment of the present application, in some embodiments, after receiving a plurality of operation instructions through a UI display interface and performing asynchronous sending processing on the plurality of operation instructions, sending the plurality of operation instructions to a plurality of external devices, including but not limited to the following steps S610 and S620;
step S610, under the condition that the operation instruction is sent to the external device, the analysis data of the protocol processing module is obtained, and the analysis data is updated to the device memory mapping layer;
in step S620, or in the case where the operation instruction is not transmitted to the external device, instruction transmission failure information is displayed through the UI display interface.
In some embodiments, receiving a plurality of operation instructions through a UI display interface, encapsulating the plurality of operation instructions to obtain a plurality of instruction data packets, obtaining a data packet transmission queue according to the instruction data packets, and transmitting the plurality of operation instructions to a plurality of external devices according to the data packet transmission queue, wherein the operation instructions of a user on the UI display interface such as a software interface are encapsulated into the instruction data packets and put into the data packet transmission queue, and at the moment, synchronous waiting is not needed, the instruction data packets in the data packet transmission queue can be asynchronously transmitted to corresponding external devices, and if the instruction data packets are failed to be transmitted, asynchronous response is performed to the UI display interface; if the instruction data packet is successfully sent, after the system receives the analysis of the instruction structure body or the protocol processing module, the system is updated to the equipment memory mapping layer, and the asynchronous response is sent to the UI display interface, so that the reliability of the multi-thread data high-speed pushing method is improved.
Referring to fig. 7, fig. 7 is a flowchart of a multi-threaded data high-speed pushing method according to another embodiment of the present application, and in some embodiments, the multi-threaded data high-speed pushing method includes, but is not limited to, the following steps S710 and S720;
Step S710, obtaining a packet update queue according to a protocol processing module corresponding to the push data;
step S720, a data packet sending queue is obtained according to the packet returning update queue and the instruction data packet.
In some embodiments, all communications in the packet update queue are concurrent, and the communication packet is pushed into a queue, first in first out.
Referring to fig. 8, fig. 8 is a schematic diagram of a multi-thread data high-speed pushing system according to another embodiment of the present application, in some embodiments, the present application is applied to an upper computer pushing data architecture, and a protocol processing module includes a channel sampling processing module, a library on-line processing module, a process start post-processing module, and a formation completion post-processing module, where the present application supports the following functions through a software architecture for high-speed pushing data:
1) Concurrent reception analysis:
① Multi-device reception: and supporting external multiple devices, an upper computer server, a middle computer and the like, wherein each external device is connected with a port of a network TCP.
② Multi-instruction reception processing: the device is received according to the concurrent mode of Socket, after receiving the data, converting the data into a structural body according to an instruction protocol, and passively pushing the structural body to a processing module of each protocol; the processing module updates the memory mapping layer, and a very small amount of control data is updated to the database; the received data object is not used for direct consumption and thus maximum concurrency can be achieved.
2) Asynchronous response display:
the display is refreshed asynchronously at each data acquisition point of the memory mapped device if the data fields are updated.
3) Asynchronous send instruction:
4) The operation on the software interface is packaged into an instruction packet and put into a queue, and then synchronous waiting is not needed; data in the transmission packet queue is asynchronously transmitted to the equipment; if the transmission fails, asynchronously responding to the display; if the sending is successful, after the system receives and analyzes, updating the device memory mapping layer, and asynchronously responding to the display.
The second aspect of the present application provides a multi-threaded data high-speed push system, the multi-threaded data high-speed push system comprising a plurality of device ports, a device memory mapping layer and a UI display interface,
The device ports are used for receiving push data of the external device;
the device memory mapping layer is used for generating a plurality of instruction structures according to the push data, carrying out data updating processing on the device memory mapping layer according to the instruction structures, generating updated data, and carrying out asynchronous refreshing display processing on the UI display interface according to the updated data;
the UI display interface is used for receiving a plurality of operation instructions, carrying out asynchronous sending processing on the operation instructions, and sending the operation instructions to a plurality of external devices.
In some embodiments, the multithreaded data high-speed push system accords with the operating environment of the multithreaded data high-speed push method according to any one of the embodiments, so that the multithreaded data high-speed push system has the functions and effects of the multithreaded data high-speed push method according to any one of the embodiments.
Referring to fig. 9, fig. 9 is a schematic structural diagram of a controller according to an embodiment of the present invention.
Some embodiments of the present invention provide a controller, where the controller includes a memory, a processor, and a computer program stored on the memory and executable on the processor, and the processor implements the method for pushing multi-thread data according to any of the foregoing embodiments when executing the computer program, for example, performing the method steps S110 to S140 in fig. 1, the method steps S210 to S230 in fig. 2, the method step S310 in fig. 3, the method steps S410 to S420 in fig. 4, the method steps S510 to S530 in fig. 5, the method steps S610 to S620 in fig. 6, and the method steps S710 to S720 in fig. 7 described above.
The controller 900 of the present embodiment includes one or more processors 910 and a memory 920, and one processor 910 and one memory 920 are illustrated in fig. 9.
The processor 910 and the memory 920 may be connected by a bus or otherwise, for example in fig. 9.
Memory 920 acts as a non-transitory computer readable storage medium that may be used to store non-transitory software programs as well as non-transitory computer executable programs. In addition, memory 920 may include high-speed random access memory, and may also include non-transitory memory, such as at least one disk storage device, flash memory device, or other non-transitory solid state storage device. In some embodiments, memory 920 optionally includes memory 920 remotely located relative to processor 910, which may be connected to controller 900 through a network, examples of which include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
In some embodiments, the processor executes the multithreaded data high-speed pushing method according to any one of the above embodiments at a preset interval when executing the computer program.
Those skilled in the art will appreciate that the device structure shown in fig. 9 is not limiting of the controller 900 and may include more or fewer components than shown, or may combine certain components, or a different arrangement of components.
In the controller 900 shown in fig. 9, the processor 910 may be configured to invoke the multi-threaded data high-speed push method stored in the memory 920, thereby implementing the multi-threaded data high-speed push method.
Based on the hardware structure of the controller 900, various embodiments of the multi-thread data high-speed pushing system of the present invention are presented, and at the same time, a non-transitory software program and instructions required for implementing the multi-thread data high-speed pushing method of the foregoing embodiments are stored in a memory, and when executed by a processor, the multi-thread data high-speed pushing method of the foregoing embodiments is executed.
In addition, the embodiment of the invention also provides a multi-thread data high-speed pushing system, which comprises the controller.
In some embodiments, since the multithreaded data high-speed pushing system of the embodiment of the present invention has the controller of the above embodiment, and the controller of the above embodiment is capable of executing the multithreaded data high-speed pushing method of the above embodiment, specific implementation and technical effects of the multithreaded data high-speed pushing system of the embodiment of the present invention may refer to specific implementation and technical effects of the multithreaded data high-speed pushing method of any of the above embodiments.
The embodiment of the present invention also provides a computer-readable storage medium storing computer-executable instructions for performing the above-described multi-thread data high-speed pushing method, for example, the one or more processors may be caused to perform the multi-thread data high-speed pushing method in the above-described method embodiment, for example, perform the above-described method steps S110 to S140 in fig. 1, the method steps S210 to S230 in fig. 2, the method step S310 in fig. 3, the method step S410 to S420 in fig. 4, the method step S510 to S530 in fig. 5, the method step S610 to S620 in fig. 6, and the method step S710 to S720 in fig. 7, for example.
The above described apparatus embodiments are merely illustrative, wherein the units illustrated as separate components may or may not be physically separate, i.e. may be located in one place, or may be distributed over a plurality of network nodes. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
Those of ordinary skill in the art will appreciate that all or some of the steps, systems, and methods disclosed above may be implemented as software, firmware, hardware, and suitable combinations thereof. Some or all of the physical components may be implemented as software executed by a processor, such as a central processing unit, digital signal processor, or microprocessor, or as hardware, or as an integrated circuit, such as an application specific integrated circuit. Such software may be distributed on computer readable media, which may include computer readable storage media (or non-transitory media) and communication media (or transitory media). The term computer-readable storage medium includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information, such as computer-readable instructions, data structures, program modules or other data, as known to those skilled in the art. Computer-readable storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital Versatile Disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by a computer. Furthermore, as is well known to those of ordinary skill in the art, communication media typically embodies computer readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media.
While the preferred embodiment of the present application has been described in detail, the present application is not limited to the above embodiment, and those skilled in the art can make various equivalent modifications or substitutions without departing from the spirit of the present application, and these equivalent modifications or substitutions are included in the scope of the present application as defined in the appended claims.
Claims (10)
1. The multi-thread data high-speed pushing method is applied to a multi-thread data high-speed pushing system and is characterized by comprising a plurality of device ports, a device memory mapping layer and a UI display interface, and the multi-thread data high-speed pushing method comprises the following steps:
receiving push data of external equipment through a plurality of equipment ports;
Generating a plurality of instruction structures according to the push data, and performing data updating processing on the equipment memory mapping layer according to the instruction structures to generate updated data;
The device memory mapping layer performs asynchronous refreshing display processing on the UI display interface according to the update data;
and receiving a plurality of operation instructions through the UI display interface, carrying out asynchronous transmission processing on the operation instructions, and transmitting the operation instructions to the external equipment.
2. The method for pushing multi-threaded data at high speed according to claim 1, wherein generating a plurality of instruction structures according to the pushed data and performing data update processing on the device memory map layer according to the instruction structures comprises:
Generating a plurality of instruction structures according to the push data;
performing dispatch analysis processing on the plurality of instruction structures, and respectively sending the plurality of instruction structures to corresponding protocol processing modules;
And the protocol processing module performs data updating processing on the equipment memory mapping layer according to the instruction structure body.
3. The method for pushing multi-threaded data at high speed according to claim 1, wherein the multi-threaded data at high speed further comprises a database, the generating a plurality of instruction structures according to the pushed data, and performing data update processing on the device memory mapping layer according to the instruction structures, further comprising:
and after the instruction structure body performs data updating processing on the equipment memory mapping layer, updating control data generated by the data updating processing to the database.
4. The method for pushing multi-threaded data at high speed according to claim 2, wherein the asynchronous refresh display processing is performed on the UI display interface according to the update data in the device memory mapping layer, comprising:
a plurality of data acquisition points in the equipment memory mapping layer acquire the update data and send the update data to the UI display interface;
and the UI display interface performs display processing according to the update data.
5. The method for pushing multi-threaded data at high speed according to claim 1, wherein said receiving a plurality of operation instructions through said UI display interface and performing asynchronous transmission processing on a plurality of said operation instructions, and transmitting a plurality of said operation instructions to a plurality of said external devices, comprises:
receiving a plurality of operation instructions through the UI display interface;
Packaging the operation instructions to obtain a plurality of instruction data packets;
And obtaining a data packet sending queue according to the instruction data packet, and sending a plurality of operation instructions to a plurality of external devices according to the data packet sending queue.
6. The method for pushing multi-threaded data at high speed according to claim 5, wherein said receiving a plurality of operation instructions through said UI display interface, and performing asynchronous transmission processing on a plurality of said operation instructions, and after transmitting a plurality of said operation instructions to a plurality of said external devices, further comprises:
under the condition that the operation instruction is sent to the external equipment, acquiring analysis data of a protocol processing module, and updating the analysis data to the equipment memory mapping layer;
Or displaying instruction transmission failure information through the UI display interface under the condition that the operation instruction is not transmitted to the external equipment.
7. The method of multi-threaded data high-speed pushing of claim 5, wherein the method comprises:
Obtaining a packet update queue according to the protocol processing module corresponding to the push data;
and obtaining a data packet sending queue according to the packet returning updating queue and the instruction data packet.
8. A multi-thread data high-speed pushing system is characterized by comprising a plurality of device ports, a device memory mapping layer and a UI display interface,
The device ports are used for receiving push data of external devices;
The device memory mapping layer is used for generating a plurality of instruction structures according to the push data, carrying out data updating processing on the device memory mapping layer according to the instruction structures, generating updating data, and carrying out asynchronous refreshing display processing on the UI display interface according to the updating data;
the UI display interface is used for receiving a plurality of operation instructions, carrying out asynchronous sending processing on the operation instructions, and sending the operation instructions to the external devices.
9. A controller comprising a memory, a processor and a computer program stored on the memory and executable on the processor, the processor implementing the multi-threaded data high-speed push method according to any one of claims 1 to 7 when executing the computer program.
10. A computer readable storage medium storing computer executable instructions for performing the multi-threaded data high-speed push method of any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211519422.0A CN115866035B (en) | 2022-11-30 | Multithreading data high-speed pushing method, system, controller and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211519422.0A CN115866035B (en) | 2022-11-30 | Multithreading data high-speed pushing method, system, controller and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115866035A CN115866035A (en) | 2023-03-28 |
| CN115866035B true CN115866035B (en) | 2024-07-09 |
Family
ID=
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109657007A (en) * | 2018-12-17 | 2019-04-19 | 武汉达梦数据库有限公司 | Database in phase based on asynchronous submission executes method and apparatus parallel |
| CN111552563A (en) * | 2020-04-20 | 2020-08-18 | 南昌嘉研科技有限公司 | Multithreading data architecture, multithreading message transmission method and system |
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109657007A (en) * | 2018-12-17 | 2019-04-19 | 武汉达梦数据库有限公司 | Database in phase based on asynchronous submission executes method and apparatus parallel |
| CN111552563A (en) * | 2020-04-20 | 2020-08-18 | 南昌嘉研科技有限公司 | Multithreading data architecture, multithreading message transmission method and system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11188380B2 (en) | Method and apparatus for processing task in smart device | |
| CN107729139B (en) | Method and device for concurrently acquiring resources | |
| US9832275B2 (en) | Message processing method, device and system for internet of things | |
| US20160246643A1 (en) | Method and apparatus for scheduling blocking tasks | |
| CN108536538A (en) | Processor core dispatching method, device, terminal and storage medium | |
| CN110134534B (en) | System and method for optimizing message processing for big data distributed system based on NIO | |
| CN108055304B (en) | Remote data synchronization method, device, server, equipment and storage medium | |
| CN112363913B (en) | Parallel test task scheduling optimizing method, device and computing equipment | |
| CN111435943B (en) | Data processing method, device, system and storage medium | |
| CN112256406B (en) | Operation flow platformization scheduling method | |
| CN110740145A (en) | Message consumption method, device, storage medium and electronic equipment | |
| US20230239358A1 (en) | Method for fowarding data, device, storage medium and data transmission system | |
| CN111464352A (en) | Call link data processing method and device | |
| CN115866035B (en) | Multithreading data high-speed pushing method, system, controller and storage medium | |
| CN114095537A (en) | Netty-based mass data access method and system in application of Internet of things | |
| CN106874010A (en) | A kind of method of the quick paging loadings of ListView in android system | |
| WO2023142824A1 (en) | Gpu resource utilization monitoring method and apparatus, computer device, and medium | |
| CN103716317A (en) | Resource gateway and resource access authorization method | |
| CN107395765B (en) | Distributed file system, network communication method, platform and creation method thereof | |
| CN115866035A (en) | Multithreading data high-speed pushing method, system, controller and storage medium | |
| CN108121580B (en) | Method and device for realizing application program notification service | |
| CN113888028A (en) | Patrol task allocation method and device, electronic equipment and storage medium | |
| CN112597227A (en) | Information processing method and device in power distribution network scheduling and storage medium | |
| CN110955398B (en) | Two-dimensional code display method and device, computer equipment and storage medium | |
| CN109344630B (en) | Block generation method, device, equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant |